2005-04-17 06:20:36 +08:00
|
|
|
/*
|
|
|
|
* linux/arch/arm/mach-pxa/mainstone.c
|
|
|
|
*
|
|
|
|
* Support for the Intel HCDDBBVA0 Development Platform.
|
|
|
|
* (go figure how they came up with such name...)
|
|
|
|
*
|
|
|
|
* Author: Nicolas Pitre
|
|
|
|
* Created: Nov 05, 2002
|
|
|
|
* Copyright: MontaVista Software Inc.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/init.h>
|
2005-10-30 02:07:23 +08:00
|
|
|
#include <linux/platform_device.h>
|
2005-06-17 04:23:56 +08:00
|
|
|
#include <linux/sysdev.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/sched.h>
|
|
|
|
#include <linux/bitops.h>
|
|
|
|
#include <linux/fb.h>
|
2005-11-05 01:15:45 +08:00
|
|
|
#include <linux/ioport.h>
|
|
|
|
#include <linux/mtd/mtd.h>
|
|
|
|
#include <linux/mtd/partitions.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
#include <asm/types.h>
|
|
|
|
#include <asm/setup.h>
|
|
|
|
#include <asm/memory.h>
|
|
|
|
#include <asm/mach-types.h>
|
|
|
|
#include <asm/hardware.h>
|
|
|
|
#include <asm/irq.h>
|
2005-11-05 01:15:45 +08:00
|
|
|
#include <asm/sizes.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
#include <asm/mach/arch.h>
|
|
|
|
#include <asm/mach/map.h>
|
|
|
|
#include <asm/mach/irq.h>
|
2005-11-05 01:15:45 +08:00
|
|
|
#include <asm/mach/flash.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
#include <asm/arch/pxa-regs.h>
|
|
|
|
#include <asm/arch/mainstone.h>
|
|
|
|
#include <asm/arch/audio.h>
|
|
|
|
#include <asm/arch/pxafb.h>
|
|
|
|
#include <asm/arch/mmc.h>
|
2005-10-28 23:39:33 +08:00
|
|
|
#include <asm/arch/irda.h>
|
2005-11-12 22:22:11 +08:00
|
|
|
#include <asm/arch/ohci.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
#include "generic.h"
|
2007-05-15 22:39:36 +08:00
|
|
|
#include "devices.h"
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
|
|
|
|
static unsigned long mainstone_irq_enabled;
|
|
|
|
|
|
|
|
static void mainstone_mask_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
int mainstone_irq = (irq - MAINSTONE_IRQ(0));
|
|
|
|
MST_INTMSKENA = (mainstone_irq_enabled &= ~(1 << mainstone_irq));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void mainstone_unmask_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
int mainstone_irq = (irq - MAINSTONE_IRQ(0));
|
|
|
|
/* the irq can be acknowledged only if deasserted, so it's done here */
|
|
|
|
MST_INTSETCLR &= ~(1 << mainstone_irq);
|
|
|
|
MST_INTMSKENA = (mainstone_irq_enabled |= (1 << mainstone_irq));
|
|
|
|
}
|
|
|
|
|
2006-08-02 05:26:25 +08:00
|
|
|
static struct irq_chip mainstone_irq_chip = {
|
|
|
|
.name = "FPGA",
|
2005-04-17 06:20:36 +08:00
|
|
|
.ack = mainstone_mask_irq,
|
|
|
|
.mask = mainstone_mask_irq,
|
|
|
|
.unmask = mainstone_unmask_irq,
|
|
|
|
};
|
|
|
|
|
2006-11-23 19:41:32 +08:00
|
|
|
static void mainstone_irq_handler(unsigned int irq, struct irq_desc *desc)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
unsigned long pending = MST_INTSETCLR & mainstone_irq_enabled;
|
|
|
|
do {
|
|
|
|
GEDR(0) = GPIO_bit(0); /* clear useless edge notification */
|
|
|
|
if (likely(pending)) {
|
|
|
|
irq = MAINSTONE_IRQ(0) + __ffs(pending);
|
|
|
|
desc = irq_desc + irq;
|
2006-10-07 01:53:39 +08:00
|
|
|
desc_handle_irq(irq, desc);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
pending = MST_INTSETCLR & mainstone_irq_enabled;
|
|
|
|
} while (pending);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __init mainstone_init_irq(void)
|
|
|
|
{
|
|
|
|
int irq;
|
|
|
|
|
2007-06-22 11:14:09 +08:00
|
|
|
pxa27x_init_irq();
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/* setup extra Mainstone irqs */
|
|
|
|
for(irq = MAINSTONE_IRQ(0); irq <= MAINSTONE_IRQ(15); irq++) {
|
|
|
|
set_irq_chip(irq, &mainstone_irq_chip);
|
2006-11-23 19:41:32 +08:00
|
|
|
set_irq_handler(irq, handle_level_irq);
|
2006-05-18 03:14:29 +08:00
|
|
|
if (irq == MAINSTONE_IRQ(10) || irq == MAINSTONE_IRQ(14))
|
|
|
|
set_irq_flags(irq, IRQF_VALID | IRQF_PROBE | IRQF_NOAUTOEN);
|
|
|
|
else
|
|
|
|
set_irq_flags(irq, IRQF_VALID | IRQF_PROBE);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
set_irq_flags(MAINSTONE_IRQ(8), 0);
|
|
|
|
set_irq_flags(MAINSTONE_IRQ(12), 0);
|
|
|
|
|
|
|
|
MST_INTMSKENA = 0;
|
|
|
|
MST_INTSETCLR = 0;
|
|
|
|
|
|
|
|
set_irq_chained_handler(IRQ_GPIO(0), mainstone_irq_handler);
|
|
|
|
set_irq_type(IRQ_GPIO(0), IRQT_FALLING);
|
|
|
|
}
|
|
|
|
|
2005-06-17 04:23:56 +08:00
|
|
|
#ifdef CONFIG_PM
|
|
|
|
|
|
|
|
static int mainstone_irq_resume(struct sys_device *dev)
|
|
|
|
{
|
|
|
|
MST_INTMSKENA = mainstone_irq_enabled;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct sysdev_class mainstone_irq_sysclass = {
|
|
|
|
set_kset_name("cpld_irq"),
|
|
|
|
.resume = mainstone_irq_resume,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct sys_device mainstone_irq_device = {
|
|
|
|
.cls = &mainstone_irq_sysclass,
|
|
|
|
};
|
|
|
|
|
|
|
|
static int __init mainstone_irq_device_init(void)
|
|
|
|
{
|
|
|
|
int ret = sysdev_class_register(&mainstone_irq_sysclass);
|
|
|
|
if (ret == 0)
|
|
|
|
ret = sysdev_register(&mainstone_irq_device);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
device_initcall(mainstone_irq_device_init);
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
static struct resource smc91x_resources[] = {
|
|
|
|
[0] = {
|
|
|
|
.start = (MST_ETH_PHYS + 0x300),
|
|
|
|
.end = (MST_ETH_PHYS + 0xfffff),
|
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
},
|
|
|
|
[1] = {
|
|
|
|
.start = MAINSTONE_IRQ(3),
|
|
|
|
.end = MAINSTONE_IRQ(3),
|
|
|
|
.flags = IORESOURCE_IRQ,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device smc91x_device = {
|
|
|
|
.name = "smc91x",
|
|
|
|
.id = 0,
|
|
|
|
.num_resources = ARRAY_SIZE(smc91x_resources),
|
|
|
|
.resource = smc91x_resources,
|
|
|
|
};
|
|
|
|
|
2006-01-14 01:48:06 +08:00
|
|
|
static int mst_audio_startup(struct snd_pcm_substream *substream, void *priv)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
|
|
|
|
MST_MSCWR2 &= ~MST_MSCWR2_AC97_SPKROFF;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2006-01-14 01:48:06 +08:00
|
|
|
static void mst_audio_shutdown(struct snd_pcm_substream *substream, void *priv)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
|
|
|
|
MST_MSCWR2 |= MST_MSCWR2_AC97_SPKROFF;
|
|
|
|
}
|
|
|
|
|
|
|
|
static long mst_audio_suspend_mask;
|
|
|
|
|
|
|
|
static void mst_audio_suspend(void *priv)
|
|
|
|
{
|
|
|
|
mst_audio_suspend_mask = MST_MSCWR2;
|
|
|
|
MST_MSCWR2 |= MST_MSCWR2_AC97_SPKROFF;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void mst_audio_resume(void *priv)
|
|
|
|
{
|
|
|
|
MST_MSCWR2 &= mst_audio_suspend_mask | ~MST_MSCWR2_AC97_SPKROFF;
|
|
|
|
}
|
|
|
|
|
|
|
|
static pxa2xx_audio_ops_t mst_audio_ops = {
|
|
|
|
.startup = mst_audio_startup,
|
|
|
|
.shutdown = mst_audio_shutdown,
|
|
|
|
.suspend = mst_audio_suspend,
|
|
|
|
.resume = mst_audio_resume,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device mst_audio_device = {
|
|
|
|
.name = "pxa2xx-ac97",
|
|
|
|
.id = -1,
|
|
|
|
.dev = { .platform_data = &mst_audio_ops },
|
|
|
|
};
|
|
|
|
|
2005-11-05 01:15:45 +08:00
|
|
|
static struct resource flash_resources[] = {
|
|
|
|
[0] = {
|
|
|
|
.start = PXA_CS0_PHYS,
|
|
|
|
.end = PXA_CS0_PHYS + SZ_64M - 1,
|
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
},
|
|
|
|
[1] = {
|
|
|
|
.start = PXA_CS1_PHYS,
|
|
|
|
.end = PXA_CS1_PHYS + SZ_64M - 1,
|
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct mtd_partition mainstoneflash0_partitions[] = {
|
|
|
|
{
|
|
|
|
.name = "Bootloader",
|
|
|
|
.size = 0x00040000,
|
|
|
|
.offset = 0,
|
|
|
|
.mask_flags = MTD_WRITEABLE /* force read-only */
|
|
|
|
},{
|
|
|
|
.name = "Kernel",
|
|
|
|
.size = 0x00400000,
|
|
|
|
.offset = 0x00040000,
|
|
|
|
},{
|
|
|
|
.name = "Filesystem",
|
|
|
|
.size = MTDPART_SIZ_FULL,
|
|
|
|
.offset = 0x00440000
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct flash_platform_data mst_flash_data[2] = {
|
|
|
|
{
|
|
|
|
.map_name = "cfi_probe",
|
|
|
|
.parts = mainstoneflash0_partitions,
|
|
|
|
.nr_parts = ARRAY_SIZE(mainstoneflash0_partitions),
|
|
|
|
}, {
|
|
|
|
.map_name = "cfi_probe",
|
|
|
|
.parts = NULL,
|
|
|
|
.nr_parts = 0,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device mst_flash_device[2] = {
|
|
|
|
{
|
|
|
|
.name = "pxa2xx-flash",
|
|
|
|
.id = 0,
|
|
|
|
.dev = {
|
|
|
|
.platform_data = &mst_flash_data[0],
|
|
|
|
},
|
|
|
|
.resource = &flash_resources[0],
|
|
|
|
.num_resources = 1,
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "pxa2xx-flash",
|
|
|
|
.id = 1,
|
|
|
|
.dev = {
|
|
|
|
.platform_data = &mst_flash_data[1],
|
|
|
|
},
|
|
|
|
.resource = &flash_resources[1],
|
|
|
|
.num_resources = 1,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
static void mainstone_backlight_power(int on)
|
|
|
|
{
|
|
|
|
if (on) {
|
|
|
|
pxa_gpio_mode(GPIO16_PWM0_MD);
|
[ARM] 4304/1: removes the unnecessary bit number from CKENnn_XXXX
This patch removes the unnecessary bit number from CKENnn_XXXX
definitions for PXA, so that
CKEN0_PWM0 --> CKEN_PWM0
CKEN1_PWM1 --> CKEN_PWM1
...
CKEN24_CAMERA --> CKEN_CAMERA
The reasons for the change of these defitions are:
1. they do not scale - they are currently valid for pxa2xx, but
definitely not valid for pxa3xx, e.g., pxa3xx has bit 3 for camera
instead of bit 24
2. they are unnecessary - the peripheral name within the definition
has already announced its usage, we don't need those bit numbers
to know which peripheral we are going to enable/disable clock for
3. they are inconvenient - think about this: a driver programmer
for pxa has to remember which bit in the CKEN register to turn
on/off
Another change in the patch is to make the definitions equal to its
clock bit index, so that
#define CKEN_CAMERA (24)
instead of
#define CKEN_CAMERA (1 << 24)
this change, however, will add a run-time bit shift operation in
pxa_set_cken(), but the benefit of this change is that it scales
when bit index exceeds 32, e.g., pxa3xx has two registers CKENA
and CKENB, totally 64 bit for this, suppose CAMERA clock enabling
bit is CKENB:10, one can simply define CKEN_CAMERA to be (32 + 10)
and so that pxa_set_cken() need minimum change to adapt to that.
Signed-off-by: eric miao <eric.y.miao@gmail.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2007-04-05 11:07:20 +08:00
|
|
|
pxa_set_cken(CKEN_PWM0, 1);
|
2005-04-17 06:20:36 +08:00
|
|
|
PWM_CTRL0 = 0;
|
|
|
|
PWM_PWDUTY0 = 0x3ff;
|
|
|
|
PWM_PERVAL0 = 0x3ff;
|
|
|
|
} else {
|
|
|
|
PWM_CTRL0 = 0;
|
|
|
|
PWM_PWDUTY0 = 0x0;
|
|
|
|
PWM_PERVAL0 = 0x3FF;
|
[ARM] 4304/1: removes the unnecessary bit number from CKENnn_XXXX
This patch removes the unnecessary bit number from CKENnn_XXXX
definitions for PXA, so that
CKEN0_PWM0 --> CKEN_PWM0
CKEN1_PWM1 --> CKEN_PWM1
...
CKEN24_CAMERA --> CKEN_CAMERA
The reasons for the change of these defitions are:
1. they do not scale - they are currently valid for pxa2xx, but
definitely not valid for pxa3xx, e.g., pxa3xx has bit 3 for camera
instead of bit 24
2. they are unnecessary - the peripheral name within the definition
has already announced its usage, we don't need those bit numbers
to know which peripheral we are going to enable/disable clock for
3. they are inconvenient - think about this: a driver programmer
for pxa has to remember which bit in the CKEN register to turn
on/off
Another change in the patch is to make the definitions equal to its
clock bit index, so that
#define CKEN_CAMERA (24)
instead of
#define CKEN_CAMERA (1 << 24)
this change, however, will add a run-time bit shift operation in
pxa_set_cken(), but the benefit of this change is that it scales
when bit index exceeds 32, e.g., pxa3xx has two registers CKENA
and CKENB, totally 64 bit for this, suppose CAMERA clock enabling
bit is CKENB:10, one can simply define CKEN_CAMERA to be (32 + 10)
and so that pxa_set_cken() need minimum change to adapt to that.
Signed-off-by: eric miao <eric.y.miao@gmail.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2007-04-05 11:07:20 +08:00
|
|
|
pxa_set_cken(CKEN_PWM0, 0);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-09-21 05:54:21 +08:00
|
|
|
static struct pxafb_mode_info toshiba_ltm04c380k_mode = {
|
2005-04-17 06:20:36 +08:00
|
|
|
.pixclock = 50000,
|
|
|
|
.xres = 640,
|
|
|
|
.yres = 480,
|
|
|
|
.bpp = 16,
|
|
|
|
.hsync_len = 1,
|
|
|
|
.left_margin = 0x9f,
|
|
|
|
.right_margin = 1,
|
|
|
|
.vsync_len = 44,
|
|
|
|
.upper_margin = 0,
|
|
|
|
.lower_margin = 0,
|
|
|
|
.sync = FB_SYNC_HOR_HIGH_ACT|FB_SYNC_VERT_HIGH_ACT,
|
|
|
|
};
|
|
|
|
|
2006-09-21 05:54:21 +08:00
|
|
|
static struct pxafb_mode_info toshiba_ltm035a776c_mode = {
|
2005-04-17 06:20:36 +08:00
|
|
|
.pixclock = 110000,
|
|
|
|
.xres = 240,
|
|
|
|
.yres = 320,
|
|
|
|
.bpp = 16,
|
|
|
|
.hsync_len = 4,
|
|
|
|
.left_margin = 8,
|
|
|
|
.right_margin = 20,
|
|
|
|
.vsync_len = 3,
|
|
|
|
.upper_margin = 1,
|
|
|
|
.lower_margin = 10,
|
|
|
|
.sync = FB_SYNC_HOR_HIGH_ACT|FB_SYNC_VERT_HIGH_ACT,
|
2006-09-21 05:54:21 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct pxafb_mach_info mainstone_pxafb_info = {
|
|
|
|
.num_modes = 1,
|
2005-04-17 06:20:36 +08:00
|
|
|
.lccr0 = LCCR0_Act,
|
|
|
|
.lccr3 = LCCR3_PCP,
|
|
|
|
.pxafb_backlight_power = mainstone_backlight_power,
|
|
|
|
};
|
|
|
|
|
2006-10-09 19:19:47 +08:00
|
|
|
static int mainstone_mci_init(struct device *dev, irq_handler_t mstone_detect_int, void *data)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
int err;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* setup GPIO for PXA27x MMC controller
|
|
|
|
*/
|
|
|
|
pxa_gpio_mode(GPIO32_MMCCLK_MD);
|
|
|
|
pxa_gpio_mode(GPIO112_MMCCMD_MD);
|
|
|
|
pxa_gpio_mode(GPIO92_MMCDAT0_MD);
|
|
|
|
pxa_gpio_mode(GPIO109_MMCDAT1_MD);
|
|
|
|
pxa_gpio_mode(GPIO110_MMCDAT2_MD);
|
|
|
|
pxa_gpio_mode(GPIO111_MMCDAT3_MD);
|
|
|
|
|
|
|
|
/* make sure SD/Memory Stick multiplexer's signals
|
|
|
|
* are routed to MMC controller
|
|
|
|
*/
|
|
|
|
MST_MSCWR1 &= ~MST_MSCWR1_MS_SEL;
|
|
|
|
|
2006-07-03 08:20:05 +08:00
|
|
|
err = request_irq(MAINSTONE_MMC_IRQ, mstone_detect_int, IRQF_DISABLED,
|
2005-04-17 06:20:36 +08:00
|
|
|
"MMC card detect", data);
|
|
|
|
if (err) {
|
|
|
|
printk(KERN_ERR "mainstone_mci_init: MMC/SD: can't request MMC card detect IRQ\n");
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void mainstone_mci_setpower(struct device *dev, unsigned int vdd)
|
|
|
|
{
|
|
|
|
struct pxamci_platform_data* p_d = dev->platform_data;
|
|
|
|
|
|
|
|
if (( 1 << vdd) & p_d->ocr_mask) {
|
|
|
|
printk(KERN_DEBUG "%s: on\n", __FUNCTION__);
|
|
|
|
MST_MSCWR1 |= MST_MSCWR1_MMC_ON;
|
|
|
|
MST_MSCWR1 &= ~MST_MSCWR1_MS_SEL;
|
|
|
|
} else {
|
|
|
|
printk(KERN_DEBUG "%s: off\n", __FUNCTION__);
|
|
|
|
MST_MSCWR1 &= ~MST_MSCWR1_MMC_ON;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void mainstone_mci_exit(struct device *dev, void *data)
|
|
|
|
{
|
|
|
|
free_irq(MAINSTONE_MMC_IRQ, data);
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct pxamci_platform_data mainstone_mci_platform_data = {
|
|
|
|
.ocr_mask = MMC_VDD_32_33|MMC_VDD_33_34,
|
|
|
|
.init = mainstone_mci_init,
|
|
|
|
.setpower = mainstone_mci_setpower,
|
|
|
|
.exit = mainstone_mci_exit,
|
|
|
|
};
|
|
|
|
|
2005-10-28 23:39:33 +08:00
|
|
|
static void mainstone_irda_transceiver_mode(struct device *dev, int mode)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
local_irq_save(flags);
|
|
|
|
if (mode & IR_SIRMODE) {
|
|
|
|
MST_MSCWR1 &= ~MST_MSCWR1_IRDA_FIR;
|
|
|
|
} else if (mode & IR_FIRMODE) {
|
|
|
|
MST_MSCWR1 |= MST_MSCWR1_IRDA_FIR;
|
|
|
|
}
|
|
|
|
if (mode & IR_OFF) {
|
|
|
|
MST_MSCWR1 = (MST_MSCWR1 & ~MST_MSCWR1_IRDA_MASK) | MST_MSCWR1_IRDA_OFF;
|
|
|
|
} else {
|
|
|
|
MST_MSCWR1 = (MST_MSCWR1 & ~MST_MSCWR1_IRDA_MASK) | MST_MSCWR1_IRDA_FULL;
|
|
|
|
}
|
|
|
|
local_irq_restore(flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct pxaficp_platform_data mainstone_ficp_platform_data = {
|
|
|
|
.transceiver_cap = IR_SIRMODE | IR_FIRMODE | IR_OFF,
|
|
|
|
.transceiver_mode = mainstone_irda_transceiver_mode,
|
|
|
|
};
|
|
|
|
|
2005-11-05 01:15:45 +08:00
|
|
|
static struct platform_device *platform_devices[] __initdata = {
|
|
|
|
&smc91x_device,
|
|
|
|
&mst_audio_device,
|
|
|
|
&mst_flash_device[0],
|
|
|
|
&mst_flash_device[1],
|
|
|
|
};
|
|
|
|
|
2005-11-12 22:22:11 +08:00
|
|
|
static int mainstone_ohci_init(struct device *dev)
|
|
|
|
{
|
|
|
|
/* setup Port1 GPIO pin. */
|
|
|
|
pxa_gpio_mode( 88 | GPIO_ALT_FN_1_IN); /* USBHPWR1 */
|
|
|
|
pxa_gpio_mode( 89 | GPIO_ALT_FN_2_OUT); /* USBHPEN1 */
|
|
|
|
|
|
|
|
/* Set the Power Control Polarity Low and Power Sense
|
|
|
|
Polarity Low to active low. */
|
|
|
|
UHCHR = (UHCHR | UHCHR_PCPL | UHCHR_PSPL) &
|
|
|
|
~(UHCHR_SSEP1 | UHCHR_SSEP2 | UHCHR_SSEP3 | UHCHR_SSE);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct pxaohci_platform_data mainstone_ohci_platform_data = {
|
|
|
|
.port_mode = PMM_PERPORT_MODE,
|
|
|
|
.init = mainstone_ohci_init,
|
|
|
|
};
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
static void __init mainstone_init(void)
|
|
|
|
{
|
2005-11-05 01:15:45 +08:00
|
|
|
int SW7 = 0; /* FIXME: get from SCR (Mst doc section 3.2.1.1) */
|
|
|
|
|
|
|
|
mst_flash_data[0].width = (BOOT_DEF & 1) ? 2 : 4;
|
|
|
|
mst_flash_data[1].width = 4;
|
|
|
|
|
|
|
|
/* Compensate for SW7 which swaps the flash banks */
|
|
|
|
mst_flash_data[SW7].name = "processor-flash";
|
|
|
|
mst_flash_data[SW7 ^ 1].name = "mainboard-flash";
|
|
|
|
|
|
|
|
printk(KERN_NOTICE "Mainstone configured to boot from %s\n",
|
|
|
|
mst_flash_data[0].name);
|
|
|
|
|
2006-01-06 05:12:26 +08:00
|
|
|
/* system bus arbiter setting
|
|
|
|
* - Core_Park
|
|
|
|
* - LCD_wt:DMA_wt:CORE_Wt = 2:3:4
|
|
|
|
*/
|
|
|
|
ARB_CNTRL = ARB_CORE_PARK | 0x234;
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
/*
|
|
|
|
* On Mainstone, we route AC97_SYSCLK via GPIO45 to
|
|
|
|
* the audio daughter card
|
|
|
|
*/
|
|
|
|
pxa_gpio_mode(GPIO45_SYSCLK_AC97_MD);
|
|
|
|
|
2005-11-05 01:15:45 +08:00
|
|
|
platform_add_devices(platform_devices, ARRAY_SIZE(platform_devices));
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/* reading Mainstone's "Virtual Configuration Register"
|
|
|
|
might be handy to select LCD type here */
|
|
|
|
if (0)
|
2006-09-21 05:54:21 +08:00
|
|
|
mainstone_pxafb_info.modes = &toshiba_ltm04c380k_mode;
|
2005-04-17 06:20:36 +08:00
|
|
|
else
|
2006-09-21 05:54:21 +08:00
|
|
|
mainstone_pxafb_info.modes = &toshiba_ltm035a776c_mode;
|
|
|
|
|
|
|
|
set_pxa_fb_info(&mainstone_pxafb_info);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
pxa_set_mci_info(&mainstone_mci_platform_data);
|
2005-10-28 23:39:33 +08:00
|
|
|
pxa_set_ficp_info(&mainstone_ficp_platform_data);
|
2005-11-12 22:22:11 +08:00
|
|
|
pxa_set_ohci_info(&mainstone_ohci_platform_data);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
static struct map_desc mainstone_io_desc[] __initdata = {
|
2005-10-28 22:19:01 +08:00
|
|
|
{ /* CPLD */
|
|
|
|
.virtual = MST_FPGA_VIRT,
|
|
|
|
.pfn = __phys_to_pfn(MST_FPGA_PHYS),
|
|
|
|
.length = 0x00100000,
|
|
|
|
.type = MT_DEVICE
|
|
|
|
}
|
2005-04-17 06:20:36 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
static void __init mainstone_map_io(void)
|
|
|
|
{
|
|
|
|
pxa_map_io();
|
|
|
|
iotable_init(mainstone_io_desc, ARRAY_SIZE(mainstone_io_desc));
|
|
|
|
|
|
|
|
/* initialize sleep mode regs (wake-up sources, etc) */
|
|
|
|
PGSR0 = 0x00008800;
|
|
|
|
PGSR1 = 0x00000002;
|
|
|
|
PGSR2 = 0x0001FC00;
|
|
|
|
PGSR3 = 0x00001F81;
|
|
|
|
PWER = 0xC0000002;
|
|
|
|
PRER = 0x00000002;
|
|
|
|
PFER = 0x00000002;
|
2005-06-04 03:52:27 +08:00
|
|
|
/* for use I SRAM as framebuffer. */
|
|
|
|
PSLR |= 0xF04;
|
|
|
|
PCFR = 0x66;
|
|
|
|
/* For Keypad wakeup. */
|
|
|
|
KPC &=~KPC_ASACT;
|
|
|
|
KPC |=KPC_AS;
|
|
|
|
PKWR = 0x000FD000;
|
|
|
|
/* Need read PKWR back after set it. */
|
|
|
|
PKWR;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
MACHINE_START(MAINSTONE, "Intel HCDDBBVA0 Development Platform (aka Mainstone)")
|
2005-07-04 00:38:58 +08:00
|
|
|
/* Maintainer: MontaVista Software Inc. */
|
|
|
|
.phys_io = 0x40000000,
|
2006-06-06 02:47:17 +08:00
|
|
|
.boot_params = 0xa0000100, /* BLOB boot parameter setting */
|
2005-07-04 17:44:34 +08:00
|
|
|
.io_pg_offst = (io_p2v(0x40000000) >> 18) & 0xfffc,
|
2005-07-04 00:38:58 +08:00
|
|
|
.map_io = mainstone_map_io,
|
|
|
|
.init_irq = mainstone_init_irq,
|
2005-04-17 06:20:36 +08:00
|
|
|
.timer = &pxa_timer,
|
2005-07-04 00:38:58 +08:00
|
|
|
.init_machine = mainstone_init,
|
2005-04-17 06:20:36 +08:00
|
|
|
MACHINE_END
|