forked from luck/tmp_suning_uos_patched
85 lines
4.1 KiB
C
85 lines
4.1 KiB
C
|
/*
|
||
|
|
* linux/include/asm-arm/arch-pxa/pxa2xx-regs.h
|
||
|
|
*
|
||
|
|
* Taken from pxa-regs.h by Russell King
|
||
|
|
*
|
||
|
|
* Author: Nicolas Pitre
|
||
|
|
* Copyright: MontaVista Software Inc.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License version 2 as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __PXA2XX_REGS_H
|
||
|
|
#define __PXA2XX_REGS_H
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Memory controller
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define MDCNFG __REG(0x48000000) /* SDRAM Configuration Register 0 */
|
||
|
|
#define MDREFR __REG(0x48000004) /* SDRAM Refresh Control Register */
|
||
|
|
#define MSC0 __REG(0x48000008) /* Static Memory Control Register 0 */
|
||
|
|
#define MSC1 __REG(0x4800000C) /* Static Memory Control Register 1 */
|
||
|
|
#define MSC2 __REG(0x48000010) /* Static Memory Control Register 2 */
|
||
|
|
#define MECR __REG(0x48000014) /* Expansion Memory (PCMCIA/Compact Flash) Bus Configuration */
|
||
|
|
#define SXLCR __REG(0x48000018) /* LCR value to be written to SDRAM-Timing Synchronous Flash */
|
||
|
|
#define SXCNFG __REG(0x4800001C) /* Synchronous Static Memory Control Register */
|
||
|
|
#define SXMRS __REG(0x48000024) /* MRS value to be written to Synchronous Flash or SMROM */
|
||
|
|
#define MCMEM0 __REG(0x48000028) /* Card interface Common Memory Space Socket 0 Timing */
|
||
|
|
#define MCMEM1 __REG(0x4800002C) /* Card interface Common Memory Space Socket 1 Timing */
|
||
|
|
#define MCATT0 __REG(0x48000030) /* Card interface Attribute Space Socket 0 Timing Configuration */
|
||
|
|
#define MCATT1 __REG(0x48000034) /* Card interface Attribute Space Socket 1 Timing Configuration */
|
||
|
|
#define MCIO0 __REG(0x48000038) /* Card interface I/O Space Socket 0 Timing Configuration */
|
||
|
|
#define MCIO1 __REG(0x4800003C) /* Card interface I/O Space Socket 1 Timing Configuration */
|
||
|
|
#define MDMRS __REG(0x48000040) /* MRS value to be written to SDRAM */
|
||
|
|
#define BOOT_DEF __REG(0x48000044) /* Read-Only Boot-Time Register. Contains BOOT_SEL and PKG_SEL */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* More handy macros for PCMCIA
|
||
|
|
*
|
||
|
|
* Arg is socket number
|
||
|
|
*/
|
||
|
|
#define MCMEM(s) __REG2(0x48000028, (s)<<2 ) /* Card interface Common Memory Space Socket s Timing */
|
||
|
|
#define MCATT(s) __REG2(0x48000030, (s)<<2 ) /* Card interface Attribute Space Socket s Timing Configuration */
|
||
|
|
#define MCIO(s) __REG2(0x48000038, (s)<<2 ) /* Card interface I/O Space Socket s Timing Configuration */
|
||
|
|
|
||
|
|
/* MECR register defines */
|
||
|
|
#define MECR_NOS (1 << 0) /* Number Of Sockets: 0 -> 1 sock, 1 -> 2 sock */
|
||
|
|
#define MECR_CIT (1 << 1) /* Card Is There: 0 -> no card, 1 -> card inserted */
|
||
|
|
|
||
|
|
#define MDREFR_K0DB4 (1 << 29) /* SDCLK0 Divide by 4 Control/Status */
|
||
|
|
#define MDREFR_K2FREE (1 << 25) /* SDRAM Free-Running Control */
|
||
|
|
#define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */
|
||
|
|
#define MDREFR_K0FREE (1 << 23) /* SDRAM Free-Running Control */
|
||
|
|
#define MDREFR_SLFRSH (1 << 22) /* SDRAM Self-Refresh Control/Status */
|
||
|
|
#define MDREFR_APD (1 << 20) /* SDRAM/SSRAM Auto-Power-Down Enable */
|
||
|
|
#define MDREFR_K2DB2 (1 << 19) /* SDCLK2 Divide by 2 Control/Status */
|
||
|
|
#define MDREFR_K2RUN (1 << 18) /* SDCLK2 Run Control/Status */
|
||
|
|
#define MDREFR_K1DB2 (1 << 17) /* SDCLK1 Divide by 2 Control/Status */
|
||
|
|
#define MDREFR_K1RUN (1 << 16) /* SDCLK1 Run Control/Status */
|
||
|
|
#define MDREFR_E1PIN (1 << 15) /* SDCKE1 Level Control/Status */
|
||
|
|
#define MDREFR_K0DB2 (1 << 14) /* SDCLK0 Divide by 2 Control/Status */
|
||
|
|
#define MDREFR_K0RUN (1 << 13) /* SDCLK0 Run Control/Status */
|
||
|
|
#define MDREFR_E0PIN (1 << 12) /* SDCKE0 Level Control/Status */
|
||
|
|
|
||
|
|
|
||
|
|
#ifdef CONFIG_PXA27x
|
||
|
|
|
||
|
|
#define ARB_CNTRL __REG(0x48000048) /* Arbiter Control Register */
|
||
|
|
|
||
|
|
#define ARB_DMA_SLV_PARK (1<<31) /* Be parked with DMA slave when idle */
|
||
|
|
#define ARB_CI_PARK (1<<30) /* Be parked with Camera Interface when idle */
|
||
|
|
#define ARB_EX_MEM_PARK (1<<29) /* Be parked with external MEMC when idle */
|
||
|
|
#define ARB_INT_MEM_PARK (1<<28) /* Be parked with internal MEMC when idle */
|
||
|
|
#define ARB_USB_PARK (1<<27) /* Be parked with USB when idle */
|
||
|
|
#define ARB_LCD_PARK (1<<26) /* Be parked with LCD when idle */
|
||
|
|
#define ARB_DMA_PARK (1<<25) /* Be parked with DMA when idle */
|
||
|
|
#define ARB_CORE_PARK (1<<24) /* Be parked with core when idle */
|
||
|
|
#define ARB_LOCK_FLAG (1<<23) /* Only Locking masters gain access to the bus */
|
||
|
|
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif
|