forked from luck/tmp_suning_uos_patched
sh: SH-2007 board support.
This patch series adds support for ITO Co., Ltd.'s SH-2007 reference platform (A PC-104 based SH7780 platform). This is a direct port of the out-of-tree board support from the vendor's kernel, originally located at: http://ms-n.org/sh-linux/kernel/ More information on the board and the vendor can be obtained from the vendor's site at: http://www.itonet.co.jp/ Presently supported peripherals are CF and ethernet, with support for the on-board IDE still pending further testing. Reviewed-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> Reviewed-by: Magnus Damm <magnus.damm@gmail.com> Signed-off-by: Hitoshi Mitake <mitake@dcl.info.waseda.ac.jp> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
This commit is contained in:
Hitoshi Mitake
Paul Mundt
parent
dcac0d9827
commit
3a59826443
|
|
@ -309,6 +309,17 @@ config SH_POLARIS
|
|||
help
|
||||
Select if configuring for an SMSC Polaris development board
|
||||
|
||||
config SH_SH2007
|
||||
bool "SH-2007 board"
|
||||
select NO_IOPORT
|
||||
depends on CPU_SUBTYPE_SH7780
|
||||
help
|
||||
SH-2007 is a single-board computer based around SH7780 chip
|
||||
intended for embedded applications.
|
||||
It has an Ethernet interface (SMC9118), direct connected
|
||||
Compact Flash socket, two serial ports and PC-104 bus.
|
||||
More information at <http://sh2000.sh-linux.org>.
|
||||
|
||||
endmenu
|
||||
|
||||
source "arch/sh/boards/mach-r2d/Kconfig"
|
||||
|
|
|
|||
|
|
@ -2,6 +2,7 @@
|
|||
# Specific board support, not covered by a mach group.
|
||||
#
|
||||
obj-$(CONFIG_SH_MAGIC_PANEL_R2) += board-magicpanelr2.o
|
||||
obj-$(CONFIG_SH_SH2007) += board-sh2007.o
|
||||
obj-$(CONFIG_SH_SH7785LCR) += board-sh7785lcr.o
|
||||
obj-$(CONFIG_SH_URQUELL) += board-urquell.o
|
||||
obj-$(CONFIG_SH_SHMIN) += board-shmin.o
|
||||
|
|
|
|||
133
arch/sh/boards/board-sh2007.c
Normal file
133
arch/sh/boards/board-sh2007.c
Normal file
|
|
@ -0,0 +1,133 @@
|
|||
/*
|
||||
* SH-2007 board support.
|
||||
*
|
||||
* Copyright (C) 2003, 2004 SUGIOKA Toshinobu
|
||||
* Copyright (C) 2010 Hitoshi Mitake <mitake@dcl.info.waseda.ac.jp>
|
||||
*/
|
||||
#include <linux/init.h>
|
||||
#include <linux/irq.h>
|
||||
#include <linux/smsc911x.h>
|
||||
#include <linux/platform_device.h>
|
||||
#include <linux/ata_platform.h>
|
||||
#include <linux/io.h>
|
||||
#include <asm/machvec.h>
|
||||
#include <mach/sh2007.h>
|
||||
|
||||
struct smsc911x_platform_config smc911x_info = {
|
||||
.flags = SMSC911X_USE_32BIT,
|
||||
.irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
|
||||
.irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
|
||||
};
|
||||
|
||||
static struct resource smsc9118_0_resources[] = {
|
||||
[0] = {
|
||||
.start = SMC0_BASE,
|
||||
.end = SMC0_BASE + 0xff,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
[1] = {
|
||||
.start = evt2irq(0x240),
|
||||
.end = evt2irq(0x240),
|
||||
.flags = IORESOURCE_IRQ,
|
||||
}
|
||||
};
|
||||
|
||||
static struct resource smsc9118_1_resources[] = {
|
||||
[0] = {
|
||||
.start = SMC1_BASE,
|
||||
.end = SMC1_BASE + 0xff,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
[1] = {
|
||||
.start = evt2irq(0x280),
|
||||
.end = evt2irq(0x280),
|
||||
.flags = IORESOURCE_IRQ,
|
||||
}
|
||||
};
|
||||
|
||||
static struct platform_device smsc9118_0_device = {
|
||||
.name = "smsc911x",
|
||||
.id = 0,
|
||||
.num_resources = ARRAY_SIZE(smsc9118_0_resources),
|
||||
.resource = smsc9118_0_resources,
|
||||
.dev = {
|
||||
.platform_data = &smc911x_info,
|
||||
},
|
||||
};
|
||||
|
||||
static struct platform_device smsc9118_1_device = {
|
||||
.name = "smsc911x",
|
||||
.id = 1,
|
||||
.num_resources = ARRAY_SIZE(smsc9118_1_resources),
|
||||
.resource = smsc9118_1_resources,
|
||||
.dev = {
|
||||
.platform_data = &smc911x_info,
|
||||
},
|
||||
};
|
||||
|
||||
static struct resource cf_resources[] = {
|
||||
[0] = {
|
||||
.start = CF_BASE + CF_OFFSET,
|
||||
.end = CF_BASE + CF_OFFSET + 0x0f,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
[1] = {
|
||||
.start = CF_BASE + CF_OFFSET + 0x206,
|
||||
.end = CF_BASE + CF_OFFSET + 0x20f,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
[2] = {
|
||||
.start = evt2irq(0x2c0),
|
||||
.end = evt2irq(0x2c0),
|
||||
.flags = IORESOURCE_IRQ,
|
||||
},
|
||||
};
|
||||
|
||||
static struct platform_device cf_device = {
|
||||
.name = "pata_platform",
|
||||
.id = 0,
|
||||
.num_resources = ARRAY_SIZE(cf_resources),
|
||||
.resource = cf_resources,
|
||||
};
|
||||
|
||||
static struct platform_device *sh2007_devices[] __initdata = {
|
||||
&smsc9118_0_device,
|
||||
&smsc9118_1_device,
|
||||
&cf_device,
|
||||
};
|
||||
|
||||
static int __init sh2007_io_init(void)
|
||||
{
|
||||
platform_add_devices(sh2007_devices, ARRAY_SIZE(sh2007_devices));
|
||||
return 0;
|
||||
}
|
||||
subsys_initcall(sh2007_io_init);
|
||||
|
||||
static void __init sh2007_init_irq(void)
|
||||
{
|
||||
plat_irq_setup_pins(IRQ_MODE_IRQ);
|
||||
}
|
||||
|
||||
/*
|
||||
* Initialize the board
|
||||
*/
|
||||
static void __init sh2007_setup(char **cmdline_p)
|
||||
{
|
||||
printk(KERN_INFO "SH-2007 Setup...");
|
||||
|
||||
/* setup wait control registers for area 5 */
|
||||
__raw_writel(CS5BCR_D, CS5BCR);
|
||||
__raw_writel(CS5WCR_D, CS5WCR);
|
||||
__raw_writel(CS5PCR_D, CS5PCR);
|
||||
|
||||
printk(KERN_INFO " done.\n");
|
||||
}
|
||||
|
||||
/*
|
||||
* The Machine Vector
|
||||
*/
|
||||
struct sh_machine_vector mv_sh2007 __initmv = {
|
||||
.mv_setup = sh2007_setup,
|
||||
.mv_name = "sh2007",
|
||||
.mv_init_irq = sh2007_init_irq,
|
||||
};
|
||||
1357
arch/sh/configs/sh2007_defconfig
Normal file
1357
arch/sh/configs/sh2007_defconfig
Normal file
File diff suppressed because it is too large
Load Diff
117
arch/sh/include/mach-common/mach/sh2007.h
Normal file
117
arch/sh/include/mach-common/mach/sh2007.h
Normal file
|
|
@ -0,0 +1,117 @@
|
|||
#ifndef __MACH_SH2007_H
|
||||
#define __MACH_SH2007_H
|
||||
|
||||
#define CS5BCR 0xff802050
|
||||
#define CS5WCR 0xff802058
|
||||
#define CS5PCR 0xff802070
|
||||
|
||||
#define BUS_SZ8 1
|
||||
#define BUS_SZ16 2
|
||||
#define BUS_SZ32 3
|
||||
|
||||
#define PCMCIA_IODYN 1
|
||||
#define PCMCIA_ATA 0
|
||||
#define PCMCIA_IO8 2
|
||||
#define PCMCIA_IO16 3
|
||||
#define PCMCIA_COMM8 4
|
||||
#define PCMCIA_COMM16 5
|
||||
#define PCMCIA_ATTR8 6
|
||||
#define PCMCIA_ATTR16 7
|
||||
|
||||
#define TYPE_SRAM 0
|
||||
#define TYPE_PCMCIA 4
|
||||
|
||||
/* write-read/write-write delay (0-7:0,1,2,3,4,5,6,7) */
|
||||
#define IWW5 0
|
||||
#define IWW6 3
|
||||
/* different area, read-write delay (0-7:0,1,2,3,4,5,6,7) */
|
||||
#define IWRWD5 2
|
||||
#define IWRWD6 2
|
||||
/* same area, read-write delay (0-7:0,1,2,3,4,5,6,7) */
|
||||
#define IWRWS5 2
|
||||
#define IWRWS6 2
|
||||
/* different area, read-read delay (0-7:0,1,2,3,4,5,6,7) */
|
||||
#define IWRRD5 2
|
||||
#define IWRRD6 2
|
||||
/* same area, read-read delay (0-7:0,1,2,3,4,5,6,7) */
|
||||
#define IWRRS5 0
|
||||
#define IWRRS6 2
|
||||
/* burst count (0-3:4,8,16,32) */
|
||||
#define BST5 0
|
||||
#define BST6 0
|
||||
/* bus size */
|
||||
#define SZ5 BUS_SZ16
|
||||
#define SZ6 BUS_SZ16
|
||||
/* RD hold for SRAM (0-1:0,1) */
|
||||
#define RDSPL5 0
|
||||
#define RDSPL6 0
|
||||
/* Burst pitch (0-7:0,1,2,3,4,5,6,7) */
|
||||
#define BW5 0
|
||||
#define BW6 0
|
||||
/* Multiplex (0-1:0,1) */
|
||||
#define MPX5 0
|
||||
#define MPX6 0
|
||||
/* device type */
|
||||
#define TYPE5 TYPE_PCMCIA
|
||||
#define TYPE6 TYPE_PCMCIA
|
||||
/* address setup before assert CSn for SRAM (0-7:0,1,2,3,4,5,6,7) */
|
||||
#define ADS5 0
|
||||
#define ADS6 0
|
||||
/* address hold after negate CSn for SRAM (0-7:0,1,2,3,4,5,6,7) */
|
||||
#define ADH5 0
|
||||
#define ADH6 0
|
||||
/* CSn assert to RD assert delay for SRAM (0-7:0,1,2,3,4,5,6,7) */
|
||||
#define RDS5 0
|
||||
#define RDS6 0
|
||||
/* RD negate to CSn negate delay for SRAM (0-7:0,1,2,3,4,5,6,7) */
|
||||
#define RDH5 0
|
||||
#define RDH6 0
|
||||
/* CSn assert to WE assert delay for SRAM (0-7:0,1,2,3,4,5,6,7) */
|
||||
#define WTS5 0
|
||||
#define WTS6 0
|
||||
/* WE negate to CSn negate delay for SRAM (0-7:0,1,2,3,4,5,6,7) */
|
||||
#define WTH5 0
|
||||
#define WTH6 0
|
||||
/* BS hold (0-1:1,2) */
|
||||
#define BSH5 0
|
||||
#define BSH6 0
|
||||
/* wait cycle (0-15:0,1,2,3,4,5,6,7,8,9,11,13,15,17,21,25) */
|
||||
#define IW5 6 /* 60ns PIO mode 4 */
|
||||
#define IW6 15 /* 250ns */
|
||||
|
||||
#define SAA5 PCMCIA_IODYN /* IDE area b4000000-b5ffffff */
|
||||
#define SAB5 PCMCIA_IODYN /* CF area b6000000-b7ffffff */
|
||||
#define PCWA5 0 /* additional wait A (0-3:0,15,30,50) */
|
||||
#define PCWB5 0 /* additional wait B (0-3:0,15,30,50) */
|
||||
/* wait B (0-15:0,1,2,3,4,5,6,7,8,9,11,13,15,17,21,25) */
|
||||
#define PCIW5 12
|
||||
/* Address->OE/WE assert delay A (0-7:0,1,2,3,6,9,12,15) */
|
||||
#define TEDA5 2
|
||||
/* Address->OE/WE assert delay B (0-7:0,1,2,3,6,9,12,15) */
|
||||
#define TEDB5 4
|
||||
/* OE/WE negate->Address delay A (0-7:0,1,2,3,6,9,12,15) */
|
||||
#define TEHA5 2
|
||||
/* OE/WE negate->Address delay B (0-7:0,1,2,3,6,9,12,15) */
|
||||
#define TEHB5 3
|
||||
|
||||
#define CS5BCR_D ((IWW5<<28)|(IWRWD5<<24)|(IWRWS5<<20)| \
|
||||
(IWRRD5<<16)|(IWRRS5<<12)|(BST5<<10)| \
|
||||
(SZ5<<8)|(RDSPL5<<7)|(BW5<<4)|(MPX5<<3)|TYPE5)
|
||||
#define CS5WCR_D ((ADS5<<28)|(ADH5<<24)|(RDS5<<20)| \
|
||||
(RDH5<<16)|(WTS5<<12)|(WTH5<<8)|(BSH5<<4)|IW5)
|
||||
#define CS5PCR_D ((SAA5<<28)|(SAB5<<24)|(PCWA5<<22)| \
|
||||
(PCWB5<<20)|(PCIW5<<16)|(TEDA5<<12)| \
|
||||
(TEDB5<<8)|(TEHA5<<4)|TEHB5)
|
||||
|
||||
#define SMC0_BASE 0xb0800000 /* eth0 */
|
||||
#define SMC1_BASE 0xb0900000 /* eth1 */
|
||||
#define CF_BASE 0xb6100000 /* Compact Flash (I/O area) */
|
||||
#define IDE_BASE 0xb4000000 /* IDE */
|
||||
#define PC104_IO_BASE 0xb8000000
|
||||
#define PC104_MEM_BASE 0xba000000
|
||||
#define SMC_IO_SIZE 0x100
|
||||
|
||||
#define CF_OFFSET 0x1f0
|
||||
#define IDE_OFFSET 0x170
|
||||
|
||||
#endif /* __MACH_SH2007_H */
|
||||
|
|
@ -52,6 +52,7 @@ MIGOR SH_MIGOR
|
|||
RSK7201 SH_RSK7201
|
||||
RSK7203 SH_RSK7203
|
||||
AP325RXA SH_AP325RXA
|
||||
SH2007 SH_SH2007
|
||||
SH7763RDP SH_SH7763RDP
|
||||
SH7785LCR SH_SH7785LCR
|
||||
SH7785LCR_PT SH_SH7785LCR_PT
|
||||
|
|
|
|||
|
|
@ -140,7 +140,15 @@
|
|||
# define SCSPTR0 0xffe00024 /* 16 bit SCIF */
|
||||
# define SCSPTR1 0xffe10024 /* 16 bit SCIF */
|
||||
# define SCIF_ORER 0x0001 /* Overrun error bit */
|
||||
# define SCSCR_INIT(port) 0x3a /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
|
||||
|
||||
#if defined(CONFIG_SH_SH2007)
|
||||
/* TIE=0,RIE=0,TE=1,RE=1,REIE=1,CKE1=0 */
|
||||
# define SCSCR_INIT(port) 0x38
|
||||
#else
|
||||
/* TIE=0,RIE=0,TE=1,RE=1,REIE=1,CKE1=1 */
|
||||
# define SCSCR_INIT(port) 0x3a
|
||||
#endif
|
||||
|
||||
#elif defined(CONFIG_CPU_SUBTYPE_SH7785) || \
|
||||
defined(CONFIG_CPU_SUBTYPE_SH7786)
|
||||
# define SCSPTR0 0xffea0024 /* 16 bit SCIF */
|
||||
|
|
@ -599,9 +607,10 @@ static inline int sci_rxd_in(struct uart_port *port)
|
|||
* -- Mitch Davis - 15 Jul 2000
|
||||
*/
|
||||
|
||||
#if defined(CONFIG_CPU_SUBTYPE_SH7780) || \
|
||||
#if (defined(CONFIG_CPU_SUBTYPE_SH7780) || \
|
||||
defined(CONFIG_CPU_SUBTYPE_SH7785) || \
|
||||
defined(CONFIG_CPU_SUBTYPE_SH7786)
|
||||
defined(CONFIG_CPU_SUBTYPE_SH7786)) && \
|
||||
!defined(CONFIG_SH_SH2007)
|
||||
#define SCBRR_VALUE(bps, clk) ((clk+16*bps)/(16*bps)-1)
|
||||
#elif defined(CONFIG_CPU_SUBTYPE_SH7705) || \
|
||||
defined(CONFIG_CPU_SUBTYPE_SH7720) || \
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user