forked from luck/tmp_suning_uos_patched
IB/mlx5: Support setting Ethernet priority for Raw Packet QPs
When the user changes the Address Vector(AV) in the modify QP, he provides an SL. This SL should be translated to Ethernet Priority by taking the 3 LSB bits, and modify the QP's TIS according to this Ethernet priority. Signed-off-by: Majd Dibbiny <majd@mellanox.com> Reviewed-by: Matan Barak <matanb@mellanox.com> Signed-off-by: Doug Ledford <dledford@redhat.com>
This commit is contained in:
parent
6d2f89df04
commit
75850d0bce
@ -1752,7 +1752,33 @@ static int ib_rate_to_mlx5(struct mlx5_ib_dev *dev, u8 rate)
|
||||
return rate + MLX5_STAT_RATE_OFFSET;
|
||||
}
|
||||
|
||||
static int mlx5_set_path(struct mlx5_ib_dev *dev, const struct ib_ah_attr *ah,
|
||||
static int modify_raw_packet_eth_prio(struct mlx5_core_dev *dev,
|
||||
struct mlx5_ib_sq *sq, u8 sl)
|
||||
{
|
||||
void *in;
|
||||
void *tisc;
|
||||
int inlen;
|
||||
int err;
|
||||
|
||||
inlen = MLX5_ST_SZ_BYTES(modify_tis_in);
|
||||
in = mlx5_vzalloc(inlen);
|
||||
if (!in)
|
||||
return -ENOMEM;
|
||||
|
||||
MLX5_SET(modify_tis_in, in, bitmask.prio, 1);
|
||||
|
||||
tisc = MLX5_ADDR_OF(modify_tis_in, in, ctx);
|
||||
MLX5_SET(tisc, tisc, prio, ((sl & 0x7) << 1));
|
||||
|
||||
err = mlx5_core_modify_tis(dev, sq->tisn, in, inlen);
|
||||
|
||||
kvfree(in);
|
||||
|
||||
return err;
|
||||
}
|
||||
|
||||
static int mlx5_set_path(struct mlx5_ib_dev *dev, struct mlx5_ib_qp *qp,
|
||||
const struct ib_ah_attr *ah,
|
||||
struct mlx5_qp_path *path, u8 port, int attr_mask,
|
||||
u32 path_flags, const struct ib_qp_attr *attr)
|
||||
{
|
||||
@ -1808,6 +1834,11 @@ static int mlx5_set_path(struct mlx5_ib_dev *dev, const struct ib_ah_attr *ah,
|
||||
if (attr_mask & IB_QP_TIMEOUT)
|
||||
path->ackto_lt = attr->timeout << 3;
|
||||
|
||||
if ((qp->ibqp.qp_type == IB_QPT_RAW_PACKET) && qp->sq.wqe_cnt)
|
||||
return modify_raw_packet_eth_prio(dev->mdev,
|
||||
&qp->raw_packet_qp.sq,
|
||||
ah->sl & 0xf);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
@ -2029,7 +2060,7 @@ static int __mlx5_ib_modify_qp(struct ib_qp *ibqp,
|
||||
context->pri_path.port = attr->port_num;
|
||||
|
||||
if (attr_mask & IB_QP_AV) {
|
||||
err = mlx5_set_path(dev, &attr->ah_attr, &context->pri_path,
|
||||
err = mlx5_set_path(dev, qp, &attr->ah_attr, &context->pri_path,
|
||||
attr_mask & IB_QP_PORT ? attr->port_num : qp->port,
|
||||
attr_mask, 0, attr);
|
||||
if (err)
|
||||
@ -2040,7 +2071,8 @@ static int __mlx5_ib_modify_qp(struct ib_qp *ibqp,
|
||||
context->pri_path.ackto_lt |= attr->timeout << 3;
|
||||
|
||||
if (attr_mask & IB_QP_ALT_PATH) {
|
||||
err = mlx5_set_path(dev, &attr->alt_ah_attr, &context->alt_path,
|
||||
err = mlx5_set_path(dev, qp, &attr->alt_ah_attr,
|
||||
&context->alt_path,
|
||||
attr->alt_port_num, attr_mask, 0, attr);
|
||||
if (err)
|
||||
goto out;
|
||||
|
@ -235,6 +235,18 @@ int mlx5_core_create_tis(struct mlx5_core_dev *dev, u32 *in, int inlen,
|
||||
}
|
||||
EXPORT_SYMBOL(mlx5_core_create_tis);
|
||||
|
||||
int mlx5_core_modify_tis(struct mlx5_core_dev *dev, u32 tisn, u32 *in,
|
||||
int inlen)
|
||||
{
|
||||
u32 out[MLX5_ST_SZ_DW(modify_tis_out)] = {0};
|
||||
|
||||
MLX5_SET(modify_tis_in, in, tisn, tisn);
|
||||
MLX5_SET(modify_tis_in, in, opcode, MLX5_CMD_OP_MODIFY_TIS);
|
||||
|
||||
return mlx5_cmd_exec_check_status(dev, in, inlen, out, sizeof(out));
|
||||
}
|
||||
EXPORT_SYMBOL(mlx5_core_modify_tis);
|
||||
|
||||
void mlx5_core_destroy_tis(struct mlx5_core_dev *dev, u32 tisn)
|
||||
{
|
||||
u32 in[MLX5_ST_SZ_DW(destroy_tis_in)];
|
||||
|
@ -4052,6 +4052,13 @@ struct mlx5_ifc_modify_tis_out_bits {
|
||||
u8 reserved_1[0x40];
|
||||
};
|
||||
|
||||
struct mlx5_ifc_modify_tis_bitmask_bits {
|
||||
u8 reserved_0[0x20];
|
||||
|
||||
u8 reserved_1[0x1f];
|
||||
u8 prio[0x1];
|
||||
};
|
||||
|
||||
struct mlx5_ifc_modify_tis_in_bits {
|
||||
u8 opcode[0x10];
|
||||
u8 reserved_0[0x10];
|
||||
@ -4064,7 +4071,7 @@ struct mlx5_ifc_modify_tis_in_bits {
|
||||
|
||||
u8 reserved_3[0x20];
|
||||
|
||||
u8 modify_bitmask[0x40];
|
||||
struct mlx5_ifc_modify_tis_bitmask_bits bitmask;
|
||||
|
||||
u8 reserved_4[0x40];
|
||||
|
||||
|
@ -54,6 +54,8 @@ int mlx5_core_modify_tir(struct mlx5_core_dev *dev, u32 tirn, u32 *in,
|
||||
void mlx5_core_destroy_tir(struct mlx5_core_dev *dev, u32 tirn);
|
||||
int mlx5_core_create_tis(struct mlx5_core_dev *dev, u32 *in, int inlen,
|
||||
u32 *tisn);
|
||||
int mlx5_core_modify_tis(struct mlx5_core_dev *dev, u32 tisn, u32 *in,
|
||||
int inlen);
|
||||
void mlx5_core_destroy_tis(struct mlx5_core_dev *dev, u32 tisn);
|
||||
int mlx5_core_create_rmp(struct mlx5_core_dev *dev, u32 *in, int inlen,
|
||||
u32 *rmpn);
|
||||
|
Loading…
Reference in New Issue
Block a user