forked from luck/tmp_suning_uos_patched
net: ks8851: Fix register macro misnomers
In the header file accompanying the ks8851 driver, the P1SCLMD register macros are misnamed, they actually pertain to the P1CR register. The P1CR macros in turn pertain to the P1SR register, see pages 65 to 68 of the spec: http://www.hqchip.com/uploads/pdf/201703/47c98946d6c97a4766e14db3f24955f2.pdf The misnomers have no negative consequences so far because the macros aren't used by ks8851.c, but that's about to change. Signed-off-by: Lukas Wunner <lukas@wunner.de> Cc: Frank Pavlic <f.pavlic@kunbus.de> Cc: Ben Dooks <ben.dooks@codethink.co.uk> Cc: Tristram Ha <Tristram.Ha@microchip.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
9624bafa5f
commit
cbda74a12c
|
@ -257,33 +257,35 @@
|
|||
#define KS_P1ANLPR 0xEE
|
||||
|
||||
#define KS_P1SCLMD 0xF4
|
||||
#define P1SCLMD_LEDOFF (1 << 15)
|
||||
#define P1SCLMD_TXIDS (1 << 14)
|
||||
#define P1SCLMD_RESTARTAN (1 << 13)
|
||||
#define P1SCLMD_DISAUTOMDIX (1 << 10)
|
||||
#define P1SCLMD_FORCEMDIX (1 << 9)
|
||||
#define P1SCLMD_AUTONEGEN (1 << 7)
|
||||
#define P1SCLMD_FORCE100 (1 << 6)
|
||||
#define P1SCLMD_FORCEFDX (1 << 5)
|
||||
#define P1SCLMD_ADV_FLOW (1 << 4)
|
||||
#define P1SCLMD_ADV_100BT_FDX (1 << 3)
|
||||
#define P1SCLMD_ADV_100BT_HDX (1 << 2)
|
||||
#define P1SCLMD_ADV_10BT_FDX (1 << 1)
|
||||
#define P1SCLMD_ADV_10BT_HDX (1 << 0)
|
||||
|
||||
#define KS_P1CR 0xF6
|
||||
#define P1CR_HP_MDIX (1 << 15)
|
||||
#define P1CR_REV_POL (1 << 13)
|
||||
#define P1CR_OP_100M (1 << 10)
|
||||
#define P1CR_OP_FDX (1 << 9)
|
||||
#define P1CR_OP_MDI (1 << 7)
|
||||
#define P1CR_AN_DONE (1 << 6)
|
||||
#define P1CR_LINK_GOOD (1 << 5)
|
||||
#define P1CR_PNTR_FLOW (1 << 4)
|
||||
#define P1CR_PNTR_100BT_FDX (1 << 3)
|
||||
#define P1CR_PNTR_100BT_HDX (1 << 2)
|
||||
#define P1CR_PNTR_10BT_FDX (1 << 1)
|
||||
#define P1CR_PNTR_10BT_HDX (1 << 0)
|
||||
#define P1CR_LEDOFF (1 << 15)
|
||||
#define P1CR_TXIDS (1 << 14)
|
||||
#define P1CR_RESTARTAN (1 << 13)
|
||||
#define P1CR_DISAUTOMDIX (1 << 10)
|
||||
#define P1CR_FORCEMDIX (1 << 9)
|
||||
#define P1CR_AUTONEGEN (1 << 7)
|
||||
#define P1CR_FORCE100 (1 << 6)
|
||||
#define P1CR_FORCEFDX (1 << 5)
|
||||
#define P1CR_ADV_FLOW (1 << 4)
|
||||
#define P1CR_ADV_100BT_FDX (1 << 3)
|
||||
#define P1CR_ADV_100BT_HDX (1 << 2)
|
||||
#define P1CR_ADV_10BT_FDX (1 << 1)
|
||||
#define P1CR_ADV_10BT_HDX (1 << 0)
|
||||
|
||||
#define KS_P1SR 0xF8
|
||||
#define P1SR_HP_MDIX (1 << 15)
|
||||
#define P1SR_REV_POL (1 << 13)
|
||||
#define P1SR_OP_100M (1 << 10)
|
||||
#define P1SR_OP_FDX (1 << 9)
|
||||
#define P1SR_OP_MDI (1 << 7)
|
||||
#define P1SR_AN_DONE (1 << 6)
|
||||
#define P1SR_LINK_GOOD (1 << 5)
|
||||
#define P1SR_PNTR_FLOW (1 << 4)
|
||||
#define P1SR_PNTR_100BT_FDX (1 << 3)
|
||||
#define P1SR_PNTR_100BT_HDX (1 << 2)
|
||||
#define P1SR_PNTR_10BT_FDX (1 << 1)
|
||||
#define P1SR_PNTR_10BT_HDX (1 << 0)
|
||||
|
||||
/* TX Frame control */
|
||||
|
||||
|
|
Loading…
Reference in New Issue
Block a user