AcoSail/kernel_optimize_test
8
0
Fork 0
forked from luck/tmp_suning_uos_patched
Code Pull Requests Activity

MIPS: Remove unused R5432_CP0_INTERRUPT_WAR

Browse Source 
R5432_CP0_INTERRUPT_WAR is defined as 0 for every system we support, and
so the workaround is never used. Remove the dead code.

Signed-off-by: Paul Burton <paul.burton@mips.com>
Cc: linux-mips@vger.kernel.org
This commit is contained in:
Paul Burton 2019-07-22 22:00:00 +00:00
parent 8e96b08472
commit ccd51b9fc3
No known key found for this signature in database
GPG Key ID: 3EA79FACB57500DD
14 changed files with 0 additions and 28 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
arch/mips/include/asm/mach-cavium-octeon/war.h
View File

@ -12,7 +12,6 @@
#define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_INDEX_ICACHEOP_WAR 0
#define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0
#define R4600_V2_HIT_CACHEOP_WAR 0 #define R4600_V2_HIT_CACHEOP_WAR 0
#define R5432_CP0_INTERRUPT_WAR 0
#define BCM1250_M3_WAR 0 #define BCM1250_M3_WAR 0
#define SIBYTE_1956_WAR 0 #define SIBYTE_1956_WAR 0
#define MIPS4K_ICACHE_REFILL_WAR 0 #define MIPS4K_ICACHE_REFILL_WAR 0

1
arch/mips/include/asm/mach-generic/war.h
View File

@ -11,7 +11,6 @@
#define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_INDEX_ICACHEOP_WAR 0
#define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0
#define R4600_V2_HIT_CACHEOP_WAR 0 #define R4600_V2_HIT_CACHEOP_WAR 0
#define R5432_CP0_INTERRUPT_WAR 0
#define BCM1250_M3_WAR 0 #define BCM1250_M3_WAR 0
#define SIBYTE_1956_WAR 0 #define SIBYTE_1956_WAR 0
#define MIPS4K_ICACHE_REFILL_WAR 0 #define MIPS4K_ICACHE_REFILL_WAR 0

1
arch/mips/include/asm/mach-ip22/war.h
View File

@ -15,7 +15,6 @@
#define R4600_V1_INDEX_ICACHEOP_WAR 1 #define R4600_V1_INDEX_ICACHEOP_WAR 1
#define R4600_V1_HIT_CACHEOP_WAR 1 #define R4600_V1_HIT_CACHEOP_WAR 1
#define R4600_V2_HIT_CACHEOP_WAR 1 #define R4600_V2_HIT_CACHEOP_WAR 1
#define R5432_CP0_INTERRUPT_WAR 0
#define BCM1250_M3_WAR 0 #define BCM1250_M3_WAR 0
#define SIBYTE_1956_WAR 0 #define SIBYTE_1956_WAR 0
#define MIPS4K_ICACHE_REFILL_WAR 0 #define MIPS4K_ICACHE_REFILL_WAR 0

1
arch/mips/include/asm/mach-ip27/war.h
View File

@ -11,7 +11,6 @@
#define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_INDEX_ICACHEOP_WAR 0
#define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0
#define R4600_V2_HIT_CACHEOP_WAR 0 #define R4600_V2_HIT_CACHEOP_WAR 0
#define R5432_CP0_INTERRUPT_WAR 0
#define BCM1250_M3_WAR 0 #define BCM1250_M3_WAR 0
#define SIBYTE_1956_WAR 0 #define SIBYTE_1956_WAR 0
#define MIPS4K_ICACHE_REFILL_WAR 0 #define MIPS4K_ICACHE_REFILL_WAR 0

1
arch/mips/include/asm/mach-ip28/war.h
View File

@ -11,7 +11,6 @@
#define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_INDEX_ICACHEOP_WAR 0
#define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0
#define R4600_V2_HIT_CACHEOP_WAR 0 #define R4600_V2_HIT_CACHEOP_WAR 0
#define R5432_CP0_INTERRUPT_WAR 0
#define BCM1250_M3_WAR 0 #define BCM1250_M3_WAR 0
#define SIBYTE_1956_WAR 0 #define SIBYTE_1956_WAR 0
#define MIPS4K_ICACHE_REFILL_WAR 0 #define MIPS4K_ICACHE_REFILL_WAR 0

1
arch/mips/include/asm/mach-ip32/war.h
View File

@ -11,7 +11,6 @@
#define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_INDEX_ICACHEOP_WAR 0
#define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0
#define R4600_V2_HIT_CACHEOP_WAR 0 #define R4600_V2_HIT_CACHEOP_WAR 0
#define R5432_CP0_INTERRUPT_WAR 0
#define BCM1250_M3_WAR 0 #define BCM1250_M3_WAR 0
#define SIBYTE_1956_WAR 0 #define SIBYTE_1956_WAR 0
#define MIPS4K_ICACHE_REFILL_WAR 0 #define MIPS4K_ICACHE_REFILL_WAR 0

1
arch/mips/include/asm/mach-malta/war.h
View File

@ -11,7 +11,6 @@
#define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_INDEX_ICACHEOP_WAR 0
#define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0
#define R4600_V2_HIT_CACHEOP_WAR 0 #define R4600_V2_HIT_CACHEOP_WAR 0
#define R5432_CP0_INTERRUPT_WAR 0
#define BCM1250_M3_WAR 0 #define BCM1250_M3_WAR 0
#define SIBYTE_1956_WAR 0 #define SIBYTE_1956_WAR 0
#define MIPS4K_ICACHE_REFILL_WAR 1 #define MIPS4K_ICACHE_REFILL_WAR 1

1
arch/mips/include/asm/mach-pmcs-msp71xx/war.h
View File

@ -11,7 +11,6 @@
#define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_INDEX_ICACHEOP_WAR 0
#define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0
#define R4600_V2_HIT_CACHEOP_WAR 0 #define R4600_V2_HIT_CACHEOP_WAR 0
#define R5432_CP0_INTERRUPT_WAR 0
#define BCM1250_M3_WAR 0 #define BCM1250_M3_WAR 0
#define SIBYTE_1956_WAR 0 #define SIBYTE_1956_WAR 0
#define MIPS4K_ICACHE_REFILL_WAR 0 #define MIPS4K_ICACHE_REFILL_WAR 0

1
arch/mips/include/asm/mach-rc32434/war.h
View File

@ -11,7 +11,6 @@
#define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_INDEX_ICACHEOP_WAR 0
#define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0
#define R4600_V2_HIT_CACHEOP_WAR 0 #define R4600_V2_HIT_CACHEOP_WAR 0
#define R5432_CP0_INTERRUPT_WAR 0
#define BCM1250_M3_WAR 0 #define BCM1250_M3_WAR 0
#define SIBYTE_1956_WAR 0 #define SIBYTE_1956_WAR 0
#define MIPS4K_ICACHE_REFILL_WAR 1 #define MIPS4K_ICACHE_REFILL_WAR 1

1
arch/mips/include/asm/mach-rm/war.h
View File

@ -15,7 +15,6 @@
#define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_INDEX_ICACHEOP_WAR 0
#define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0
#define R4600_V2_HIT_CACHEOP_WAR 1 #define R4600_V2_HIT_CACHEOP_WAR 1
#define R5432_CP0_INTERRUPT_WAR 0
#define BCM1250_M3_WAR 0 #define BCM1250_M3_WAR 0
#define SIBYTE_1956_WAR 0 #define SIBYTE_1956_WAR 0
#define MIPS4K_ICACHE_REFILL_WAR 0 #define MIPS4K_ICACHE_REFILL_WAR 0

1
arch/mips/include/asm/mach-sibyte/war.h
View File

@ -11,7 +11,6 @@
#define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_INDEX_ICACHEOP_WAR 0
#define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0
#define R4600_V2_HIT_CACHEOP_WAR 0 #define R4600_V2_HIT_CACHEOP_WAR 0
#define R5432_CP0_INTERRUPT_WAR 0
#if defined(CONFIG_SB1_PASS_2_WORKAROUNDS) #if defined(CONFIG_SB1_PASS_2_WORKAROUNDS)

1
arch/mips/include/asm/mach-tx49xx/war.h
View File

@ -11,7 +11,6 @@
#define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_INDEX_ICACHEOP_WAR 0
#define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0
#define R4600_V2_HIT_CACHEOP_WAR 0 #define R4600_V2_HIT_CACHEOP_WAR 0
#define R5432_CP0_INTERRUPT_WAR 0
#define BCM1250_M3_WAR 0 #define BCM1250_M3_WAR 0
#define SIBYTE_1956_WAR 0 #define SIBYTE_1956_WAR 0
#define MIPS4K_ICACHE_REFILL_WAR 0 #define MIPS4K_ICACHE_REFILL_WAR 0

13
arch/mips/include/asm/war.h
View File

@ -128,19 +128,6 @@
#error Check setting of R4600_V2_HIT_CACHEOP_WAR for your platform #error Check setting of R4600_V2_HIT_CACHEOP_WAR for your platform
#endif #endif
/*
* When an interrupt happens on a CP0 register read instruction, CPU may
* lock up or read corrupted values of CP0 registers after it enters
* the exception handler.
*
* This workaround makes sure that we read a "safe" CP0 register as the
* first thing in the exception handler, which breaks one of the
* pre-conditions for this problem.
*/
#ifndef R5432_CP0_INTERRUPT_WAR
#error Check setting of R5432_CP0_INTERRUPT_WAR for your platform
#endif
/* /*
* Workaround for the Sibyte M3 errata the text of which can be found at * Workaround for the Sibyte M3 errata the text of which can be found at
* *

3
arch/mips/kernel/genex.S
View File

@ -32,9 +32,6 @@
NESTED(except_vec3_generic, 0, sp) NESTED(except_vec3_generic, 0, sp)
.set push .set push
.set noat .set noat
#if R5432_CP0_INTERRUPT_WAR
mfc0 k0, CP0_INDEX
#endif
mfc0 k1, CP0_CAUSE mfc0 k1, CP0_CAUSE
andi k1, k1, 0x7c andi k1, k1, 0x7c
#ifdef CONFIG_64BIT #ifdef CONFIG_64BIT