Andrew Bresticker 15d68e8c2e clk: tegra: Initialize UTMI PLL when enabling PLLU ... Move the UTMI PLL initialization code form clk-tegra<chip>.c files into clk-pll.c. UTMI PLL was being configured and set in HW control right after registration. However, when the clock init_table is processed and child clks of PLLU are enabled, it will call in and enable PLLU as well, and initiate SW enabling sequence even though PLLU is already in HW control. This leads to getting UTMIPLL stuck with a SEQ_BUSY status. Doing the initialization once during pllu_enable means we configure it properly into HW control. A side effect of the commonization/localization of the UTMI PLL init code, is that it corrects some errors that were present for earlier generations. For instance, in clk-tegra124.c, it used to have: #define UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(x) (((x) & 0x1f) << 6) when the correct shift to use is present in the new version: #define UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(x) (((x) & 0x1f) << 27) which matches the Tegra124 TRM register definition. Signed-off-by: Andrew Bresticker <abrestic@chromium.org> [rklein: Merged in some later fixes for potential deadlocks] Signed-off-by: Rhyland Klein <rklein@nvidia.com> [treding: coding style bike-shedding, remove unused variable] Signed-off-by: Thierry Reding <treding@nvidia.com>		2016-06-30 17:43:17 +02:00
..
clk-audio-sync.c
clk-dfll.c
clk-dfll.h
clk-divider.c
clk-emc.c
clk-id.h
clk-periph-fixed.c
clk-periph-gate.c
clk-periph.c
clk-pll-out.c
clk-pll.c
clk-super.c
clk-tegra20.c
clk-tegra30.c
clk-tegra114.c
clk-tegra124-dfll-fcpu.c
clk-tegra124.c
clk-tegra210.c
clk-tegra-audio.c
clk-tegra-fixed.c
clk-tegra-periph.c
clk-tegra-pmc.c
clk-tegra-super-gen4.c
clk.c
clk.h
cvb.c
cvb.h
Kconfig
Makefile