forked from luck/tmp_suning_uos_patched
1da177e4c3
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
81 lines
2.4 KiB
Plaintext
81 lines
2.4 KiB
Plaintext
Kernel driver i2c-i801
|
|
|
|
Supported adapters:
|
|
* Intel 82801AA and 82801AB (ICH and ICH0 - part of the
|
|
'810' and '810E' chipsets)
|
|
* Intel 82801BA (ICH2 - part of the '815E' chipset)
|
|
* Intel 82801CA/CAM (ICH3)
|
|
* Intel 82801DB (ICH4) (HW PEC supported, 32 byte buffer not supported)
|
|
* Intel 82801EB/ER (ICH5) (HW PEC supported, 32 byte buffer not supported)
|
|
* Intel 6300ESB
|
|
* Intel 82801FB/FR/FW/FRW (ICH6)
|
|
* Intel ICH7
|
|
Datasheets: Publicly available at the Intel website
|
|
|
|
Authors:
|
|
Frodo Looijaard <frodol@dds.nl>,
|
|
Philip Edelbrock <phil@netroedge.com>,
|
|
Mark Studebaker <mdsxyz123@yahoo.com>
|
|
|
|
|
|
Module Parameters
|
|
-----------------
|
|
|
|
* force_addr: int
|
|
Forcibly enable the ICH at the given address. EXTREMELY DANGEROUS!
|
|
|
|
|
|
Description
|
|
-----------
|
|
|
|
The ICH (properly known as the 82801AA), ICH0 (82801AB), ICH2 (82801BA),
|
|
ICH3 (82801CA/CAM) and later devices are Intel chips that are a part of
|
|
Intel's '810' chipset for Celeron-based PCs, '810E' chipset for
|
|
Pentium-based PCs, '815E' chipset, and others.
|
|
|
|
The ICH chips contain at least SEVEN separate PCI functions in TWO logical
|
|
PCI devices. An output of lspci will show something similar to the
|
|
following:
|
|
|
|
00:1e.0 PCI bridge: Intel Corporation: Unknown device 2418 (rev 01)
|
|
00:1f.0 ISA bridge: Intel Corporation: Unknown device 2410 (rev 01)
|
|
00:1f.1 IDE interface: Intel Corporation: Unknown device 2411 (rev 01)
|
|
00:1f.2 USB Controller: Intel Corporation: Unknown device 2412 (rev 01)
|
|
00:1f.3 Unknown class [0c05]: Intel Corporation: Unknown device 2413 (rev 01)
|
|
|
|
The SMBus controller is function 3 in device 1f. Class 0c05 is SMBus Serial
|
|
Controller.
|
|
|
|
If you do NOT see the 24x3 device at function 3, and you can't figure out
|
|
any way in the BIOS to enable it,
|
|
|
|
The ICH chips are quite similar to Intel's PIIX4 chip, at least in the
|
|
SMBus controller.
|
|
|
|
See the file i2c-piix4 for some additional information.
|
|
|
|
|
|
Process Call Support
|
|
--------------------
|
|
|
|
Not supported.
|
|
|
|
|
|
I2C Block Read Support
|
|
----------------------
|
|
|
|
Not supported at the moment.
|
|
|
|
|
|
SMBus 2.0 Support
|
|
-----------------
|
|
|
|
The 82801DB (ICH4) and later chips support several SMBus 2.0 features.
|
|
|
|
**********************
|
|
The lm_sensors project gratefully acknowledges the support of Texas
|
|
Instruments in the initial development of this driver.
|
|
|
|
The lm_sensors project gratefully acknowledges the support of Intel in the
|
|
development of SMBus 2.0 / ICH4 features of this driver.
|