forked from luck/tmp_suning_uos_patched
9d0412680e
Now that Linux includes support for the Atmel AT91SAM9260 and AT91SAM9261 processors in addition to the original Atmel AT91RM9200 (with support for more AT91 processors pending), the "mach-at91rm9200" and "arch-at91rm9200" directories should be renamed to indicate their more generic nature. The following git commands should be run BEFORE applying this patch: git-mv arch/arm/mach-at91rm9200 arch/arm/mach-at91 git-mv include/asm-arm/arch-at91rm9200 include/asm-arm/arch-at91 Signed-off-by: Andrew Victor <andrew@sanpeople.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
50 lines
2.0 KiB
C
50 lines
2.0 KiB
C
/*
|
|
* include/asm-arm/arch-at91/at91_pio.h
|
|
*
|
|
* Copyright (C) 2005 Ivan Kokshaysky
|
|
* Copyright (C) SAN People
|
|
*
|
|
* Parallel I/O Controller (PIO) - System peripherals registers.
|
|
* Based on AT91RM9200 datasheet revision E.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#ifndef AT91_PIO_H
|
|
#define AT91_PIO_H
|
|
|
|
#define PIO_PER 0x00 /* Enable Register */
|
|
#define PIO_PDR 0x04 /* Disable Register */
|
|
#define PIO_PSR 0x08 /* Status Register */
|
|
#define PIO_OER 0x10 /* Output Enable Register */
|
|
#define PIO_ODR 0x14 /* Output Disable Register */
|
|
#define PIO_OSR 0x18 /* Output Status Register */
|
|
#define PIO_IFER 0x20 /* Glitch Input Filter Enable */
|
|
#define PIO_IFDR 0x24 /* Glitch Input Filter Disable */
|
|
#define PIO_IFSR 0x28 /* Glitch Input Filter Status */
|
|
#define PIO_SODR 0x30 /* Set Output Data Register */
|
|
#define PIO_CODR 0x34 /* Clear Output Data Register */
|
|
#define PIO_ODSR 0x38 /* Output Data Status Register */
|
|
#define PIO_PDSR 0x3c /* Pin Data Status Register */
|
|
#define PIO_IER 0x40 /* Interrupt Enable Register */
|
|
#define PIO_IDR 0x44 /* Interrupt Disable Register */
|
|
#define PIO_IMR 0x48 /* Interrupt Mask Register */
|
|
#define PIO_ISR 0x4c /* Interrupt Status Register */
|
|
#define PIO_MDER 0x50 /* Multi-driver Enable Register */
|
|
#define PIO_MDDR 0x54 /* Multi-driver Disable Register */
|
|
#define PIO_MDSR 0x58 /* Multi-driver Status Register */
|
|
#define PIO_PUDR 0x60 /* Pull-up Disable Register */
|
|
#define PIO_PUER 0x64 /* Pull-up Enable Register */
|
|
#define PIO_PUSR 0x68 /* Pull-up Status Register */
|
|
#define PIO_ASR 0x70 /* Peripheral A Select Register */
|
|
#define PIO_BSR 0x74 /* Peripheral B Select Register */
|
|
#define PIO_ABSR 0x78 /* AB Status Register */
|
|
#define PIO_OWER 0xa0 /* Output Write Enable Register */
|
|
#define PIO_OWDR 0xa4 /* Output Write Disable Register */
|
|
#define PIO_OWSR 0xa8 /* Output Write Status Register */
|
|
|
|
#endif
|