forked from luck/tmp_suning_uos_patched
b6a4226c14
Get rid of the mach-omap2/common.c globals by moving the global initialization for IP block addresses that must occur early into mach-omap2/io.c. In the process, remove the *_map_common_io*() and SoC-specific *set_globals* functions. Signed-off-by: Paul Walmsley <paul@pwsan.com> Tested-by: Vaibhav Hiremath <hvaibhav@ti.com>
37 lines
1.2 KiB
C
37 lines
1.2 KiB
C
/*
|
|
* This file contains the address data for various TI81XX modules.
|
|
*
|
|
* Copyright (C) 2010 Texas Instruments, Inc. - http://www.ti.com/
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation version 2.
|
|
*
|
|
* This program is distributed "as is" WITHOUT ANY WARRANTY of any
|
|
* kind, whether express or implied; without even the implied warranty
|
|
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_TI81XX_H
|
|
#define __ASM_ARCH_TI81XX_H
|
|
|
|
#define L4_SLOW_TI81XX_BASE 0x48000000
|
|
|
|
#define TI81XX_SCM_BASE 0x48140000
|
|
#define TI81XX_CTRL_BASE TI81XX_SCM_BASE
|
|
#define TI81XX_PRCM_BASE 0x48180000
|
|
|
|
/*
|
|
* Adjust TAP register base such that omap3_check_revision accesses the correct
|
|
* TI81XX register for checking device ID (it adds 0x204 to tap base while
|
|
* TI81XX DEVICE ID register is at offset 0x600 from control base).
|
|
*/
|
|
#define TI81XX_TAP_BASE (TI81XX_CTRL_BASE + \
|
|
TI81XX_CONTROL_DEVICE_ID - 0x204)
|
|
|
|
|
|
#define TI81XX_ARM_INTC_BASE 0x48200000
|
|
|
|
#endif /* __ASM_ARCH_TI81XX_H */
|