forked from luck/tmp_suning_uos_patched
c815d769b5
There is a clock controller functionality provided by the APCS hardware block of msm8916 devices. The device-tree would represent an APCS node with both mailbox and clock provider properties. Create a platform child device for the clock controller functionality so the driver can probe and use APCS as parent. Signed-off-by: Georgi Djakov <georgi.djakov@linaro.org> Acked-by: Bjorn Andersson <bjorn.andersson@linaro.org> Signed-off-by: Jassi Brar <jaswinder.singh@linaro.org>
155 lines
4.0 KiB
C
155 lines
4.0 KiB
C
/*
|
|
* Copyright (c) 2017, Linaro Ltd
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 and
|
|
* only version 2 as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/module.h>
|
|
#include <linux/io.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/regmap.h>
|
|
#include <linux/mailbox_controller.h>
|
|
|
|
#define QCOM_APCS_IPC_BITS 32
|
|
|
|
struct qcom_apcs_ipc {
|
|
struct mbox_controller mbox;
|
|
struct mbox_chan mbox_chans[QCOM_APCS_IPC_BITS];
|
|
|
|
struct regmap *regmap;
|
|
unsigned long offset;
|
|
struct platform_device *clk;
|
|
};
|
|
|
|
static const struct regmap_config apcs_regmap_config = {
|
|
.reg_bits = 32,
|
|
.reg_stride = 4,
|
|
.val_bits = 32,
|
|
.max_register = 0x1000,
|
|
.fast_io = true,
|
|
};
|
|
|
|
static int qcom_apcs_ipc_send_data(struct mbox_chan *chan, void *data)
|
|
{
|
|
struct qcom_apcs_ipc *apcs = container_of(chan->mbox,
|
|
struct qcom_apcs_ipc, mbox);
|
|
unsigned long idx = (unsigned long)chan->con_priv;
|
|
|
|
return regmap_write(apcs->regmap, apcs->offset, BIT(idx));
|
|
}
|
|
|
|
static const struct mbox_chan_ops qcom_apcs_ipc_ops = {
|
|
.send_data = qcom_apcs_ipc_send_data,
|
|
};
|
|
|
|
static int qcom_apcs_ipc_probe(struct platform_device *pdev)
|
|
{
|
|
struct device_node *np = pdev->dev.of_node;
|
|
struct qcom_apcs_ipc *apcs;
|
|
struct regmap *regmap;
|
|
struct resource *res;
|
|
unsigned long offset;
|
|
void __iomem *base;
|
|
unsigned long i;
|
|
int ret;
|
|
|
|
apcs = devm_kzalloc(&pdev->dev, sizeof(*apcs), GFP_KERNEL);
|
|
if (!apcs)
|
|
return -ENOMEM;
|
|
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
base = devm_ioremap_resource(&pdev->dev, res);
|
|
if (IS_ERR(base))
|
|
return PTR_ERR(base);
|
|
|
|
regmap = devm_regmap_init_mmio(&pdev->dev, base, &apcs_regmap_config);
|
|
if (IS_ERR(regmap))
|
|
return PTR_ERR(regmap);
|
|
|
|
offset = (unsigned long)of_device_get_match_data(&pdev->dev);
|
|
|
|
apcs->regmap = regmap;
|
|
apcs->offset = offset;
|
|
|
|
/* Initialize channel identifiers */
|
|
for (i = 0; i < ARRAY_SIZE(apcs->mbox_chans); i++)
|
|
apcs->mbox_chans[i].con_priv = (void *)i;
|
|
|
|
apcs->mbox.dev = &pdev->dev;
|
|
apcs->mbox.ops = &qcom_apcs_ipc_ops;
|
|
apcs->mbox.chans = apcs->mbox_chans;
|
|
apcs->mbox.num_chans = ARRAY_SIZE(apcs->mbox_chans);
|
|
|
|
ret = mbox_controller_register(&apcs->mbox);
|
|
if (ret) {
|
|
dev_err(&pdev->dev, "failed to register APCS IPC controller\n");
|
|
return ret;
|
|
}
|
|
|
|
if (of_device_is_compatible(np, "qcom,msm8916-apcs-kpss-global")) {
|
|
apcs->clk = platform_device_register_data(&pdev->dev,
|
|
"qcom-apcs-msm8916-clk",
|
|
-1, NULL, 0);
|
|
if (IS_ERR(apcs->clk))
|
|
dev_err(&pdev->dev, "failed to register APCS clk\n");
|
|
}
|
|
|
|
platform_set_drvdata(pdev, apcs);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int qcom_apcs_ipc_remove(struct platform_device *pdev)
|
|
{
|
|
struct qcom_apcs_ipc *apcs = platform_get_drvdata(pdev);
|
|
struct platform_device *clk = apcs->clk;
|
|
|
|
mbox_controller_unregister(&apcs->mbox);
|
|
platform_device_unregister(clk);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* .data is the offset of the ipc register within the global block */
|
|
static const struct of_device_id qcom_apcs_ipc_of_match[] = {
|
|
{ .compatible = "qcom,msm8916-apcs-kpss-global", .data = (void *)8 },
|
|
{ .compatible = "qcom,msm8996-apcs-hmss-global", .data = (void *)16 },
|
|
{}
|
|
};
|
|
MODULE_DEVICE_TABLE(of, qcom_apcs_ipc_of_match);
|
|
|
|
static struct platform_driver qcom_apcs_ipc_driver = {
|
|
.probe = qcom_apcs_ipc_probe,
|
|
.remove = qcom_apcs_ipc_remove,
|
|
.driver = {
|
|
.name = "qcom_apcs_ipc",
|
|
.of_match_table = qcom_apcs_ipc_of_match,
|
|
},
|
|
};
|
|
|
|
static int __init qcom_apcs_ipc_init(void)
|
|
{
|
|
return platform_driver_register(&qcom_apcs_ipc_driver);
|
|
}
|
|
postcore_initcall(qcom_apcs_ipc_init);
|
|
|
|
static void __exit qcom_apcs_ipc_exit(void)
|
|
{
|
|
platform_driver_unregister(&qcom_apcs_ipc_driver);
|
|
}
|
|
module_exit(qcom_apcs_ipc_exit);
|
|
|
|
MODULE_LICENSE("GPL v2");
|
|
MODULE_DESCRIPTION("Qualcomm APCS IPC driver");
|