forked from luck/tmp_suning_uos_patched
738af38bbc
We need these to work around some cache bugs in CRISv32 chips.
20 lines
492 B
C
20 lines
492 B
C
#ifndef _ASM_CRIS_ARCH_CACHE_H
|
|
#define _ASM_CRIS_ARCH_CACHE_H
|
|
|
|
#include <asm/arch/hwregs/dma.h>
|
|
|
|
/* A cache-line is 32 bytes. */
|
|
#define L1_CACHE_BYTES 32
|
|
#define L1_CACHE_SHIFT 5
|
|
|
|
void flush_dma_list(dma_descr_data *descr);
|
|
void flush_dma_descr(dma_descr_data *descr, int flush_buf);
|
|
|
|
#define flush_dma_context(c) \
|
|
flush_dma_list(phys_to_virt((c)->saved_data));
|
|
|
|
void cris_flush_cache_range(void *buf, unsigned long len);
|
|
void cris_flush_cache(void);
|
|
|
|
#endif /* _ASM_CRIS_ARCH_CACHE_H */
|