Xu Yilun 3c2760b78f fpga: dfl: pci: fix return value of cci_pci_sriov_configure ... pci_driver.sriov_configure should return negative value on error and number of enabled VFs on success. But now the driver returns 0 on success. The sriov configure still works but will cause a warning message: XX VFs requested; only 0 enabled This patch changes the return value accordingly. Cc: stable@vger.kernel.org Signed-off-by: Xu Yilun <yilun.xu@intel.com> Signed-off-by: Wu Hao <hao.wu@intel.com> Signed-off-by: Moritz Fischer <mdf@kernel.org>		2020-03-30 20:45:30 -07:00
..
altera-cvp.c
altera-fpga2sdram.c
altera-freeze-bridge.c
altera-hps2fpga.c
altera-pr-ip-core-plat.c
altera-pr-ip-core.c
altera-ps-spi.c
dfl-afu-dma-region.c
dfl-afu-error.c	fpga: dfl: afu: add error reporting support.	2019-09-03 19:35:41 -07:00
dfl-afu-main.c	fpga: dfl: afu: remove set but not used variable 'afu'	2020-01-02 20:46:43 -08:00
dfl-afu-region.c
dfl-afu.h	fpga: dfl: afu: add error reporting support.	2019-09-03 19:35:41 -07:00
dfl-fme-br.c
dfl-fme-error.c	fpga: dfl: fme: add global error reporting support	2019-09-03 19:35:41 -07:00
dfl-fme-main.c	fpga: dfl: fme: remove set but not used variable 'fme'	2020-01-02 20:45:31 -08:00
dfl-fme-mgr.c
dfl-fme-pr.c
dfl-fme-pr.h
dfl-fme-region.c
dfl-fme.h	fpga: dfl: fme: add global error reporting support	2019-09-03 19:35:41 -07:00
dfl-pci.c	fpga: dfl: pci: fix return value of cci_pci_sriov_configure	2020-03-30 20:45:30 -07:00
dfl.c	fpga: dfl: make init callback optional	2019-09-03 19:35:40 -07:00
dfl.h	fpga: dfl: afu: add userclock sysfs interfaces.	2019-09-03 19:35:41 -07:00
fpga-bridge.c
fpga-mgr.c
fpga-region.c
ice40-spi.c
Kconfig	fpga: dfl: fme: add thermal management support	2019-10-16 19:18:27 -07:00
machxo2-spi.c
Makefile	fpga: dfl: fme: add global error reporting support	2019-09-03 19:35:41 -07:00
of-fpga-region.c
socfpga-a10.c
socfpga.c
stratix10-soc.c
ts73xx-fpga.c	fpga: remove redundant dev_err message	2020-01-02 20:57:34 -08:00
xilinx-pr-decoupler.c	fpga: xilinx-pr-decoupler: Remove clk_get error message for probe defer	2020-01-10 12:51:56 -08:00
xilinx-spi.c
zynq-fpga.c	fpga: zynq: Remove clk_get error message for probe defer	2020-03-30 20:45:21 -07:00
zynqmp-fpga.c