forked from luck/tmp_suning_uos_patched
e360adbe29
Provide a mechanism that allows running code in IRQ context. It is most useful for NMI code that needs to interact with the rest of the system -- like wakeup a task to drain buffers. Perf currently has such a mechanism, so extract that and provide it as a generic feature, independent of perf so that others may also benefit. The IRQ context callback is generated through self-IPIs where possible, or on architectures like powerpc the decrementer (the built-in timer facility) is set to generate an interrupt immediately. Architectures that don't have anything like this get to do with a callback from the timer tick. These architectures can call irq_work_run() at the tail of any IRQ handlers that might enqueue such work (like the perf IRQ handler) to avoid undue latencies in processing the work. Signed-off-by: Peter Zijlstra <a.p.zijlstra@chello.nl> Acked-by: Kyle McMartin <kyle@mcmartin.ca> Acked-by: Martin Schwidefsky <schwidefsky@de.ibm.com> [ various fixes ] Signed-off-by: Huang Ying <ying.huang@intel.com> LKML-Reference: <1287036094.7768.291.camel@yhuang-dev> Signed-off-by: Ingo Molnar <mingo@elte.hu>
30 lines
758 B
C
30 lines
758 B
C
#ifndef __ASM_SH_PERF_EVENT_H
|
|
#define __ASM_SH_PERF_EVENT_H
|
|
|
|
struct hw_perf_event;
|
|
|
|
#define MAX_HWEVENTS 2
|
|
|
|
struct sh_pmu {
|
|
const char *name;
|
|
unsigned int num_events;
|
|
void (*disable_all)(void);
|
|
void (*enable_all)(void);
|
|
void (*enable)(struct hw_perf_event *, int);
|
|
void (*disable)(struct hw_perf_event *, int);
|
|
u64 (*read)(int);
|
|
int (*event_map)(int);
|
|
unsigned int max_events;
|
|
unsigned long raw_event_mask;
|
|
const int (*cache_events)[PERF_COUNT_HW_CACHE_MAX]
|
|
[PERF_COUNT_HW_CACHE_OP_MAX]
|
|
[PERF_COUNT_HW_CACHE_RESULT_MAX];
|
|
};
|
|
|
|
/* arch/sh/kernel/perf_event.c */
|
|
extern int register_sh_pmu(struct sh_pmu *);
|
|
extern int reserve_pmc_hardware(void);
|
|
extern void release_pmc_hardware(void);
|
|
|
|
#endif /* __ASM_SH_PERF_EVENT_H */
|