forked from luck/tmp_suning_uos_patched
d9be10edf7
Document the PMC pinctrl bindings for pad power state and signaling voltage configuration. Both nvidia,tegra186-pmc.txt and nvidia,tegra20-pmc.txt are modified as they both cover SoC generations for which these bindings apply. Add a header defining Tegra PMC pad voltage configurations. Signed-off-by: Aapo Vienamo <avienamo@nvidia.com> Acked-by: Jon Hunter <jonathanh@nvidia.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Thierry Reding <treding@nvidia.com>
19 lines
482 B
C
19 lines
482 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* pinctrl-tegra-io-pad.h: Tegra I/O pad source voltage configuration constants
|
|
* pinctrl bindings.
|
|
*
|
|
* Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Author: Aapo Vienamo <avienamo@nvidia.com>
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_PINCTRL_TEGRA_IO_PAD_H
|
|
#define _DT_BINDINGS_PINCTRL_TEGRA_IO_PAD_H
|
|
|
|
/* Voltage levels of the I/O pad's source rail */
|
|
#define TEGRA_IO_PAD_VOLTAGE_1V8 0
|
|
#define TEGRA_IO_PAD_VOLTAGE_3V3 1
|
|
|
|
#endif
|