forked from luck/tmp_suning_uos_patched
f80dff9da0
get_irqnr_preamble allows machines to take some action before entering the get_irqnr_and_base loop. On iop we enable cp6 access. arch_ret_to_user is added to the userspace return path to allow individual architectures to take actions, like disabling coprocessor access, before the final return to userspace. Per Nicolas Pitre's note, there is no need to cp_wait on the return to user as the latency to return is sufficient. Signed-off-by: Dan Williams <dan.j.williams@intel.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
37 lines
969 B
ArmAsm
37 lines
969 B
ArmAsm
/*
|
|
* include/asm-arm/arch-iop32x/entry-macro.S
|
|
*
|
|
* Low-level IRQ helper macros for IOP32x-based platforms
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
#include <asm/arch/iop32x.h>
|
|
|
|
.macro disable_fiq
|
|
.endm
|
|
|
|
.macro get_irqnr_preamble, base, tmp
|
|
mrc p15, 0, \tmp, c15, c1, 0
|
|
orr \tmp, \tmp, #(1 << 6)
|
|
mcr p15, 0, \tmp, c15, c1, 0 @ Enable cp6 access
|
|
mrc p15, 0, \tmp, c15, c1, 0
|
|
mov \tmp, \tmp
|
|
sub pc, pc, #4 @ cp_wait
|
|
.endm
|
|
|
|
.macro get_irqnr_and_base, irqnr, irqstat, base, tmp
|
|
mrc p6, 0, \irqstat, c8, c0, 0 @ Read IINTSRC
|
|
cmp \irqstat, #0
|
|
clzne \irqnr, \irqstat
|
|
rsbne \irqnr, \irqnr, #31
|
|
.endm
|
|
|
|
.macro arch_ret_to_user, tmp1, tmp2
|
|
mrc p15, 0, \tmp1, c15, c1, 0
|
|
ands \tmp2, \tmp1, #(1 << 6)
|
|
bicne \tmp1, \tmp1, #(1 << 6)
|
|
mcrne p15, 0, \tmp1, c15, c1, 0 @ Disable cp6 access
|
|
.endm
|