forked from luck/tmp_suning_uos_patched
1da177e4c3
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
288 lines
5.7 KiB
C
288 lines
5.7 KiB
C
/*
|
|
* arch/mips/ddb5476/nile4.c --
|
|
* low-level PIC code for NEC Vrc-5476 (Nile 4)
|
|
*
|
|
* Copyright (C) 2000 Geert Uytterhoeven <geert@sonycom.com>
|
|
* Sony Software Development Center Europe (SDCE), Brussels
|
|
*
|
|
* Copyright 2001 MontaVista Software Inc.
|
|
* Author: jsun@mvista.com or jsun@junsun.net
|
|
*
|
|
*/
|
|
#include <linux/config.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/types.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/ioport.h>
|
|
|
|
#include <asm/addrspace.h>
|
|
|
|
#include <asm/ddb5xxx/ddb5xxx.h>
|
|
|
|
static int irq_base;
|
|
|
|
/*
|
|
* Interrupt Programming
|
|
*/
|
|
void nile4_map_irq(int nile4_irq, int cpu_irq)
|
|
{
|
|
u32 offset, t;
|
|
|
|
offset = DDB_INTCTRL;
|
|
if (nile4_irq >= 8) {
|
|
offset += 4;
|
|
nile4_irq -= 8;
|
|
}
|
|
t = ddb_in32(offset);
|
|
t &= ~(7 << (nile4_irq * 4));
|
|
t |= cpu_irq << (nile4_irq * 4);
|
|
ddb_out32(offset, t);
|
|
}
|
|
|
|
void nile4_map_irq_all(int cpu_irq)
|
|
{
|
|
u32 all, t;
|
|
|
|
all = cpu_irq;
|
|
all |= all << 4;
|
|
all |= all << 8;
|
|
all |= all << 16;
|
|
t = ddb_in32(DDB_INTCTRL);
|
|
t &= 0x88888888;
|
|
t |= all;
|
|
ddb_out32(DDB_INTCTRL, t);
|
|
t = ddb_in32(DDB_INTCTRL + 4);
|
|
t &= 0x88888888;
|
|
t |= all;
|
|
ddb_out32(DDB_INTCTRL + 4, t);
|
|
}
|
|
|
|
void nile4_enable_irq(unsigned int nile4_irq)
|
|
{
|
|
u32 offset, t;
|
|
|
|
nile4_irq-=irq_base;
|
|
|
|
ddb5074_led_hex(8);
|
|
|
|
offset = DDB_INTCTRL;
|
|
if (nile4_irq >= 8) {
|
|
offset += 4;
|
|
nile4_irq -= 8;
|
|
}
|
|
ddb5074_led_hex(9);
|
|
t = ddb_in32(offset);
|
|
ddb5074_led_hex(0xa);
|
|
t |= 8 << (nile4_irq * 4);
|
|
ddb_out32(offset, t);
|
|
ddb5074_led_hex(0xb);
|
|
}
|
|
|
|
void nile4_disable_irq(unsigned int nile4_irq)
|
|
{
|
|
u32 offset, t;
|
|
|
|
nile4_irq-=irq_base;
|
|
|
|
offset = DDB_INTCTRL;
|
|
if (nile4_irq >= 8) {
|
|
offset += 4;
|
|
nile4_irq -= 8;
|
|
}
|
|
t = ddb_in32(offset);
|
|
t &= ~(8 << (nile4_irq * 4));
|
|
ddb_out32(offset, t);
|
|
}
|
|
|
|
void nile4_disable_irq_all(void)
|
|
{
|
|
ddb_out32(DDB_INTCTRL, 0);
|
|
ddb_out32(DDB_INTCTRL + 4, 0);
|
|
}
|
|
|
|
u16 nile4_get_irq_stat(int cpu_irq)
|
|
{
|
|
return ddb_in16(DDB_INTSTAT0 + cpu_irq * 2);
|
|
}
|
|
|
|
void nile4_enable_irq_output(int cpu_irq)
|
|
{
|
|
u32 t;
|
|
|
|
t = ddb_in32(DDB_INTSTAT1 + 4);
|
|
t |= 1 << (16 + cpu_irq);
|
|
ddb_out32(DDB_INTSTAT1, t);
|
|
}
|
|
|
|
void nile4_disable_irq_output(int cpu_irq)
|
|
{
|
|
u32 t;
|
|
|
|
t = ddb_in32(DDB_INTSTAT1 + 4);
|
|
t &= ~(1 << (16 + cpu_irq));
|
|
ddb_out32(DDB_INTSTAT1, t);
|
|
}
|
|
|
|
void nile4_set_pci_irq_polarity(int pci_irq, int high)
|
|
{
|
|
u32 t;
|
|
|
|
t = ddb_in32(DDB_INTPPES);
|
|
if (high)
|
|
t &= ~(1 << (pci_irq * 2));
|
|
else
|
|
t |= 1 << (pci_irq * 2);
|
|
ddb_out32(DDB_INTPPES, t);
|
|
}
|
|
|
|
void nile4_set_pci_irq_level_or_edge(int pci_irq, int level)
|
|
{
|
|
u32 t;
|
|
|
|
t = ddb_in32(DDB_INTPPES);
|
|
if (level)
|
|
t |= 2 << (pci_irq * 2);
|
|
else
|
|
t &= ~(2 << (pci_irq * 2));
|
|
ddb_out32(DDB_INTPPES, t);
|
|
}
|
|
|
|
void nile4_clear_irq(int nile4_irq)
|
|
{
|
|
nile4_irq-=irq_base;
|
|
ddb_out32(DDB_INTCLR, 1 << nile4_irq);
|
|
}
|
|
|
|
void nile4_clear_irq_mask(u32 mask)
|
|
{
|
|
ddb_out32(DDB_INTCLR, mask);
|
|
}
|
|
|
|
u8 nile4_i8259_iack(void)
|
|
{
|
|
u8 irq;
|
|
u32 reg;
|
|
|
|
/* Set window 0 for interrupt acknowledge */
|
|
reg = ddb_in32(DDB_PCIINIT0);
|
|
|
|
ddb_set_pmr(DDB_PCIINIT0, DDB_PCICMD_IACK, 0, DDB_PCI_ACCESS_32);
|
|
irq = *(volatile u8 *) KSEG1ADDR(DDB_PCI_IACK_BASE);
|
|
/* restore window 0 for PCI I/O space */
|
|
// ddb_set_pmr(DDB_PCIINIT0, DDB_PCICMD_IO, 0, DDB_PCI_ACCESS_32);
|
|
ddb_out32(DDB_PCIINIT0, reg);
|
|
|
|
/* i8269.c set the base vector to be 0x0 */
|
|
return irq ;
|
|
}
|
|
|
|
static unsigned int nile4_irq_startup(unsigned int irq) {
|
|
|
|
nile4_enable_irq(irq);
|
|
return 0;
|
|
|
|
}
|
|
|
|
static void nile4_ack_irq(unsigned int irq) {
|
|
|
|
ddb5074_led_hex(4);
|
|
|
|
nile4_clear_irq(irq);
|
|
ddb5074_led_hex(2);
|
|
nile4_disable_irq(irq);
|
|
|
|
ddb5074_led_hex(0);
|
|
}
|
|
|
|
static void nile4_irq_end(unsigned int irq) {
|
|
|
|
ddb5074_led_hex(3);
|
|
if(!(irq_desc[irq].status & (IRQ_DISABLED | IRQ_INPROGRESS))) {
|
|
ddb5074_led_hex(5);
|
|
nile4_enable_irq(irq);
|
|
ddb5074_led_hex(7);
|
|
}
|
|
|
|
ddb5074_led_hex(1);
|
|
}
|
|
|
|
#define nile4_irq_shutdown nile4_disable_irq
|
|
|
|
static hw_irq_controller nile4_irq_controller = {
|
|
"nile4",
|
|
nile4_irq_startup,
|
|
nile4_irq_shutdown,
|
|
nile4_enable_irq,
|
|
nile4_disable_irq,
|
|
nile4_ack_irq,
|
|
nile4_irq_end,
|
|
NULL
|
|
};
|
|
|
|
void nile4_irq_setup(u32 base) {
|
|
|
|
int i;
|
|
|
|
irq_base=base;
|
|
|
|
/* Map all interrupts to CPU int #0 */
|
|
nile4_map_irq_all(0);
|
|
|
|
/* PCI INTA#-E# must be level triggered */
|
|
nile4_set_pci_irq_level_or_edge(0, 1);
|
|
nile4_set_pci_irq_level_or_edge(1, 1);
|
|
nile4_set_pci_irq_level_or_edge(2, 1);
|
|
nile4_set_pci_irq_level_or_edge(3, 1);
|
|
nile4_set_pci_irq_level_or_edge(4, 1);
|
|
|
|
/* PCI INTA#-D# must be active low, INTE# must be active high */
|
|
nile4_set_pci_irq_polarity(0, 0);
|
|
nile4_set_pci_irq_polarity(1, 0);
|
|
nile4_set_pci_irq_polarity(2, 0);
|
|
nile4_set_pci_irq_polarity(3, 0);
|
|
nile4_set_pci_irq_polarity(4, 1);
|
|
|
|
|
|
for (i = 0; i < 16; i++) {
|
|
nile4_clear_irq(i);
|
|
nile4_disable_irq(i);
|
|
}
|
|
|
|
/* Enable CPU int #0 */
|
|
nile4_enable_irq_output(0);
|
|
|
|
for (i= base; i< base + NUM_NILE4_INTERRUPTS; i++) {
|
|
irq_desc[i].status = IRQ_DISABLED;
|
|
irq_desc[i].action = NULL;
|
|
irq_desc[i].depth = 1;
|
|
irq_desc[i].handler = &nile4_irq_controller;
|
|
}
|
|
}
|
|
|
|
#if defined(CONFIG_RUNTIME_DEBUG)
|
|
void nile4_dump_irq_status(void)
|
|
{
|
|
printk(KERN_DEBUG "
|
|
CPUSTAT = %p:%p\n", (void *) ddb_in32(DDB_CPUSTAT + 4),
|
|
(void *) ddb_in32(DDB_CPUSTAT));
|
|
printk(KERN_DEBUG "
|
|
INTCTRL = %p:%p\n", (void *) ddb_in32(DDB_INTCTRL + 4),
|
|
(void *) ddb_in32(DDB_INTCTRL));
|
|
printk(KERN_DEBUG
|
|
"INTSTAT0 = %p:%p\n",
|
|
(void *) ddb_in32(DDB_INTSTAT0 + 4),
|
|
(void *) ddb_in32(DDB_INTSTAT0));
|
|
printk(KERN_DEBUG
|
|
"INTSTAT1 = %p:%p\n",
|
|
(void *) ddb_in32(DDB_INTSTAT1 + 4),
|
|
(void *) ddb_in32(DDB_INTSTAT1));
|
|
printk(KERN_DEBUG
|
|
"INTCLR = %p:%p\n", (void *) ddb_in32(DDB_INTCLR + 4),
|
|
(void *) ddb_in32(DDB_INTCLR));
|
|
printk(KERN_DEBUG
|
|
"INTPPES = %p:%p\n", (void *) ddb_in32(DDB_INTPPES + 4),
|
|
(void *) ddb_in32(DDB_INTPPES));
|
|
}
|
|
|
|
#endif
|