forked from luck/tmp_suning_uos_patched
fa121bb3fe
- Removal of readq & writeq for MIPS32 kernels where they would simply
BUG() anyway, allowing drivers or other code that #ifdefs on their
presence to work properly.
- Improvements for Ingenic JZ4740 systems, including support for the
external memory controller & pinmuxing fixes for qi_lb60/NanoNote
systems.
- Improvements for Lantiq systems, in particular around SMP & IPIs.
- DT updates for ralink/MediaTek MT7628a systems to probe & configure a
bunch more devices.
- Miscellaneous cleanups & build fixes.
-----BEGIN PGP SIGNATURE-----
iIsEABYIADMWIQRgLjeFAZEXQzy86/s+p5+stXUA3QUCXS85dBUccGF1bC5idXJ0
b25AbWlwcy5jb20ACgkQPqefrLV1AN2yJwEA6SUzzTXdywxEy78Ala3tzghMjkD5
818q6a9DREGofyIA/ie08di/MIYS9++ETsaQemVXoe7KT333+SgTeXCb1lIJ
=RiKE
-----END PGP SIGNATURE-----
Merge tag 'mips_5.3' of git://git.kernel.org/pub/scm/linux/kernel/git/mips/linux
Pull MIPS updates from Paul Burton:
"A light batch this time around but significant improvements for
certain systems:
- Removal of readq & writeq for MIPS32 kernels where they would
simply BUG() anyway, allowing drivers or other code that #ifdefs on
their presence to work properly.
- Improvements for Ingenic JZ4740 systems, including support for the
external memory controller & pinmuxing fixes for qi_lb60/NanoNote
systems.
- Improvements for Lantiq systems, in particular around SMP & IPIs.
- DT updates for ralink/MediaTek MT7628a systems to probe & configure
a bunch more devices.
- Miscellaneous cleanups & build fixes"
* tag 'mips_5.3' of git://git.kernel.org/pub/scm/linux/kernel/git/mips/linux: (30 commits)
MIPS: fix some more fall through errors in arch/mips
MIPS: perf events: handle switch statement falling through warnings
mips/kprobes: Export kprobe_fault_handler()
MAINTAINERS: Add myself as Ingenic SoCs maintainer
MIPS: ralink: mt7628a.dtsi: Add watchdog controller DT node
MIPS: ralink: mt7628a.dtsi: Add SPI controller DT node
MIPS: ralink: mt7628a.dtsi: Add GPIO controller DT node
MIPS: ralink: mt7628a.dtsi: Add pinctrl DT properties to the UART nodes
MIPS: ralink: mt7628a.dtsi: Add pinmux DT node
MIPS: ralink: mt7628a.dtsi: Add SPDX GPL-2.0 license identifier
MIPS: lantiq: Add SMP support for lantiq interrupt controller
MIPS: lantiq: Shorten register names, remove unused macros
MIPS: lantiq: Fix bitfield masking
MIPS: lantiq: Remove unused macros
MIPS: lantiq: Fix attributes of of_device_id structure
MIPS: lantiq: Change variables to the same type as the source
MIPS: lantiq: Move macro directly to iomem function
mips: Remove q-accessors from non-64bit platforms
FDDI: defza: Include linux/io-64-nonatomic-lo-hi.h
MIPS: configs: Remove useless UEVENT_HELPER_PATH
...
94 lines
2.0 KiB
C
94 lines
2.0 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Carsten Langgaard, carstenl@mips.com
|
|
* Copyright (C) 2000 MIPS Technologies, Inc. All rights reserved.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/ioport.h>
|
|
#include <linux/pm.h>
|
|
#include <linux/time.h>
|
|
|
|
#include <asm/reboot.h>
|
|
#include <asm/mach-ar7/ar7.h>
|
|
#include <asm/mach-ar7/prom.h>
|
|
|
|
static void ar7_machine_restart(char *command)
|
|
{
|
|
u32 *softres_reg = ioremap(AR7_REGS_RESET + AR7_RESET_SOFTWARE, 1);
|
|
|
|
writel(1, softres_reg);
|
|
}
|
|
|
|
static void ar7_machine_halt(void)
|
|
{
|
|
while (1)
|
|
;
|
|
}
|
|
|
|
static void ar7_machine_power_off(void)
|
|
{
|
|
u32 *power_reg = (u32 *)ioremap(AR7_REGS_POWER, 1);
|
|
u32 power_state = readl(power_reg) | (3 << 30);
|
|
|
|
writel(power_state, power_reg);
|
|
ar7_machine_halt();
|
|
}
|
|
|
|
const char *get_system_type(void)
|
|
{
|
|
u16 chip_id = ar7_chip_id();
|
|
u16 titan_variant_id = titan_chip_id();
|
|
|
|
switch (chip_id) {
|
|
case AR7_CHIP_7100:
|
|
return "TI AR7 (TNETD7100)";
|
|
case AR7_CHIP_7200:
|
|
return "TI AR7 (TNETD7200)";
|
|
case AR7_CHIP_7300:
|
|
return "TI AR7 (TNETD7300)";
|
|
case AR7_CHIP_TITAN:
|
|
switch (titan_variant_id) {
|
|
case TITAN_CHIP_1050:
|
|
return "TI AR7 (TNETV1050)";
|
|
case TITAN_CHIP_1055:
|
|
return "TI AR7 (TNETV1055)";
|
|
case TITAN_CHIP_1056:
|
|
return "TI AR7 (TNETV1056)";
|
|
case TITAN_CHIP_1060:
|
|
return "TI AR7 (TNETV1060)";
|
|
}
|
|
/* fall through */
|
|
default:
|
|
return "TI AR7 (unknown)";
|
|
}
|
|
}
|
|
|
|
static int __init ar7_init_console(void)
|
|
{
|
|
return 0;
|
|
}
|
|
console_initcall(ar7_init_console);
|
|
|
|
/*
|
|
* Initializes basic routines and structures pointers, memory size (as
|
|
* given by the bios and saves the command line.
|
|
*/
|
|
void __init plat_mem_setup(void)
|
|
{
|
|
unsigned long io_base;
|
|
|
|
_machine_restart = ar7_machine_restart;
|
|
_machine_halt = ar7_machine_halt;
|
|
pm_power_off = ar7_machine_power_off;
|
|
|
|
io_base = (unsigned long)ioremap(AR7_REGS_BASE, 0x10000);
|
|
if (!io_base)
|
|
panic("Can't remap IO base!");
|
|
set_io_port_base(io_base);
|
|
|
|
prom_meminit();
|
|
|
|
printk(KERN_INFO "%s, ID: 0x%04x, Revision: 0x%02x\n",
|
|
get_system_type(), ar7_chip_id(), ar7_chip_rev());
|
|
}
|