forked from luck/tmp_suning_uos_patched
b0d8003ef4
Mostly complete rewrite of the FRV atomic implementation, instead of
using assembly files, use inline assembler.
The out-of-line CONFIG option makes a bit of a mess of things, but a
little CPP trickery gets that done too.
FRV already had the atomic logic ops but under a non standard name,
the reimplementation provides the generic names and provides the
intermediate form required for the bitops implementation.
The slightly inconsistent __atomic32_fetch_##op naming is because
__atomic_fetch_##op conlicts with GCC builtin functions.
The 64bit atomic ops use the inline assembly %Ln construct to access
the low word register (r+1), afaik this construct was not previously
used in the kernel and is completely undocumented, but I found it in
the FRV GCC code and it seems to work.
FRV had a non-standard definition of atomic_{clear,set}_mask() which
would work types other than atomic_t, the one user relying on that
(arch/frv/kernel/dma.c) got converted to use the new intermediate
form.
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
|
||
|---|---|---|
| .. | ||
| __ashldi3.S | ||
| __ashrdi3.S | ||
| __lshrdi3.S | ||
| __muldi3.S | ||
| __negdi2.S | ||
| __ucmpdi2.S | ||
| atomic64-ops.S | ||
| atomic-lib.c | ||
| atomic-ops.S | ||
| cache.S | ||
| checksum.c | ||
| insl_ns.S | ||
| insl_sw.S | ||
| Makefile | ||
| memcpy.S | ||
| memset.S | ||
| outsl_ns.S | ||
| outsl_sw.S | ||