forked from luck/tmp_suning_uos_patched
d9116d07f6
This implements dynamic probing for the system FPGA. The system reset controller contains a fixed magic read word in order to identify the FPGA. This just utilizes a simple loop that scans across all of the fixed physical areas (area 0 through area 6) to locate the FPGA. The FPGA also contains register information detailing the area mappings and chip select settings for all of the other blocks, so this needs to be done before we can set up anything else. Signed-off-by: Paul Mundt <lethal@linux-sh.org>
73 lines
1.7 KiB
C
73 lines
1.7 KiB
C
/*
|
|
* SDK7786 FPGA Support.
|
|
*
|
|
* Copyright (C) 2010 Paul Mundt
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
#include <linux/bcd.h>
|
|
#include <mach/fpga.h>
|
|
#include <asm/sizes.h>
|
|
|
|
#define FPGA_REGS_OFFSET 0x03fff800
|
|
#define FPGA_REGS_SIZE 0x490
|
|
|
|
/*
|
|
* The FPGA can be mapped in any of the generally available areas,
|
|
* so we attempt to scan for it using the fixed SRSTR read magic.
|
|
*
|
|
* Once the FPGA is located, the rest of the mapping data for the other
|
|
* components can be determined dynamically from its section mapping
|
|
* registers.
|
|
*/
|
|
static void __iomem *sdk7786_fpga_probe(void)
|
|
{
|
|
unsigned long area;
|
|
void __iomem *base;
|
|
|
|
/*
|
|
* Iterate over all of the areas where the FPGA could be mapped.
|
|
* The possible range is anywhere from area 0 through 6, area 7
|
|
* is reserved.
|
|
*/
|
|
for (area = PA_AREA0; area < PA_AREA7; area += SZ_64M) {
|
|
base = ioremap_nocache(area + FPGA_REGS_OFFSET, FPGA_REGS_SIZE);
|
|
if (!base) {
|
|
/* Failed to remap this area, move along. */
|
|
continue;
|
|
}
|
|
|
|
if (ioread16(base + SRSTR) == SRSTR_MAGIC)
|
|
return base; /* Found it! */
|
|
|
|
iounmap(base);
|
|
}
|
|
|
|
return NULL;
|
|
}
|
|
|
|
void __iomem *sdk7786_fpga_base;
|
|
|
|
void __init sdk7786_fpga_init(void)
|
|
{
|
|
u16 version, date;
|
|
|
|
sdk7786_fpga_base = sdk7786_fpga_probe();
|
|
if (unlikely(!sdk7786_fpga_base)) {
|
|
panic("FPGA detection failed.\n");
|
|
return;
|
|
}
|
|
|
|
version = fpga_read_reg(FPGAVR);
|
|
date = fpga_read_reg(FPGADR);
|
|
|
|
pr_info("\tFPGA version:\t%d.%d (built on %d/%d/%d)\n",
|
|
bcd2bin(version >> 8) & 0xf, bcd2bin(version & 0xf),
|
|
((date >> 12) & 0xf) + 2000,
|
|
(date >> 8) & 0xf, bcd2bin(date & 0xff));
|
|
}
|