forked from luck/tmp_suning_uos_patched
b991702884
Newer Intel CPUs (Core1+) have support for architectural
events described in CPUID 0xA. See the IA32 SDM Vol3b.18 for details.
The advantage of this is that it can be done without knowing about
the specific CPU, because the CPU describes by itself what
performance events are supported. This is only a fallback
because only a limited set of 6 events are supported.
This allows to do profiling on Nehalem and on Atom systems
(later not tested)
This patch implements support for that in oprofile's Intel
Family 6 profiling module. It also has the advantage of supporting
an arbitary number of events now as reported by the CPU.
Also allow arbitary counter widths >32bit while we're at it.
Requires a patched oprofile userland to support the new
architecture.
v2: update for latest oprofile tree
remove force_arch_perfmon
Signed-off-by: Andi Kleen <ak@linux.intel.com>
Signed-off-by: Robert Richter <robert.richter@amd.com>
57 lines
1.4 KiB
C
57 lines
1.4 KiB
C
/**
|
|
* @file op_x86_model.h
|
|
* interface to x86 model-specific MSR operations
|
|
*
|
|
* @remark Copyright 2002 OProfile authors
|
|
* @remark Read the file COPYING
|
|
*
|
|
* @author Graydon Hoare
|
|
*/
|
|
|
|
#ifndef OP_X86_MODEL_H
|
|
#define OP_X86_MODEL_H
|
|
|
|
struct op_saved_msr {
|
|
unsigned int high;
|
|
unsigned int low;
|
|
};
|
|
|
|
struct op_msr {
|
|
unsigned long addr;
|
|
struct op_saved_msr saved;
|
|
};
|
|
|
|
struct op_msrs {
|
|
struct op_msr * counters;
|
|
struct op_msr * controls;
|
|
};
|
|
|
|
struct pt_regs;
|
|
|
|
/* The model vtable abstracts the differences between
|
|
* various x86 CPU models' perfctr support.
|
|
*/
|
|
struct op_x86_model_spec {
|
|
int (*init)(struct oprofile_operations *ops);
|
|
void (*exit)(void);
|
|
unsigned int num_counters;
|
|
unsigned int num_controls;
|
|
void (*fill_in_addresses)(struct op_msrs * const msrs);
|
|
void (*setup_ctrs)(struct op_msrs const * const msrs);
|
|
int (*check_ctrs)(struct pt_regs * const regs,
|
|
struct op_msrs const * const msrs);
|
|
void (*start)(struct op_msrs const * const msrs);
|
|
void (*stop)(struct op_msrs const * const msrs);
|
|
void (*shutdown)(struct op_msrs const * const msrs);
|
|
};
|
|
|
|
extern struct op_x86_model_spec const op_ppro_spec;
|
|
extern struct op_x86_model_spec const op_p4_spec;
|
|
extern struct op_x86_model_spec const op_p4_ht2_spec;
|
|
extern struct op_x86_model_spec const op_amd_spec;
|
|
extern struct op_x86_model_spec op_arch_perfmon_spec;
|
|
|
|
extern void arch_perfmon_setup_counters(void);
|
|
|
|
#endif /* OP_X86_MODEL_H */
|