AcoSail/kernel_optimize_test
8
0
Fork 0
forked from luck/tmp_suning_uos_patched
Code Pull Requests Activity
c677ba8b3c
kernel_optimize_test/include/dt-bindings/pinctrl
History
Nishanth Menon 23d9cec07c pinctrl: dra: dt-bindings: Fix pull enable/disable 
The DRA74/72 control module pins have a weak pull up and pull down.
This is configured by bit offset 17. if BIT(17) is 1, a pull up is
selected, else a pull down is selected.

However, this pull resisstor is applied based on BIT(16) -
PULLUDENABLE - if BIT(18) is *0*, then pull as defined in BIT(17) is
applied, else no weak pulls are applied. We defined this in reverse.

Reference: Table 18-5 (Description of the pad configuration register
bits) in Technical Reference Manual Revision (DRA74x revision Q:
SPRUHI2Q Revised June 2014 and DRA72x revision F: SPRUHP2F - Revised
June 2014)

Fixes: 6e58b8f1da ("ARM: dts: DRA7: Add the dts files for dra7 SoC and dra7-evm board")
Signed-off-by: Nishanth Menon <nm@ti.com>
Tested-by: Felipe Balbi <balbi@ti.com>
Acked-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2014-07-23 01:44:50 -07:00
..
am33xx.h pinctrl: am33xx dt binding: correct include path 2013-07-21 19:37:46 +02:00
am43xx.h pinctrl: am43xx: dt-bindings: add MUX_MODE8 2014-03-02 18:37:04 +01:00
at91.h pinctrl: at91: fix typos 2013-09-27 14:10:09 +02:00
dra.h pinctrl: dra: dt-bindings: Fix pull enable/disable 2014-07-23 01:44:50 -07:00
nomadik.h ARM: u8540: Add Pinctrl Device Tree settings for uart0, uart2 2013-08-06 23:48:50 +02:00
omap.h ARM: SoC devicetree updates for 3.16 2014-06-02 16:34:00 -07:00
pinctrl-tegra.h ARM: tegra: Add header file for pinctrl constants 2013-12-16 14:09:20 -07:00
rockchip.h pinctrl: add pinctrl driver for Rockchip SoCs 2013-06-16 11:57:32 +02:00