forked from luck/tmp_suning_uos_patched
3ac3bcb962
The PNX8335_PCI_ETHERNET_INT macro is defined in arch/mips/include/asm/mach-pnx833x/irq-mapping.h only if CONFIG_SOC_PNX8335 is selected. Fixes the following randconfig problem: arch/mips/pnx833x/common/platform.c:210:12: error: 'PNX8335_PIC_ETHERNET_INT' undeclared here (not in a function) Signed-off-by: Markos Chandras <markos.chandras@imgtec.com> Acked-by: Steven J. Hill <Steven.Hill@imgtec.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/5585/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
317 lines
7.7 KiB
C
317 lines
7.7 KiB
C
/*
|
|
* platform.c: platform support for PNX833X.
|
|
*
|
|
* Copyright 2008 NXP Semiconductors
|
|
* Chris Steel <chris.steel@nxp.com>
|
|
* Daniel Laird <daniel.j.laird@nxp.com>
|
|
*
|
|
* Based on software written by:
|
|
* Nikita Youshchenko <yoush@debian.org>, based on PNX8550 code.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
#include <linux/device.h>
|
|
#include <linux/dma-mapping.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/resource.h>
|
|
#include <linux/serial.h>
|
|
#include <linux/serial_pnx8xxx.h>
|
|
#include <linux/mtd/nand.h>
|
|
#include <linux/mtd/partitions.h>
|
|
|
|
#ifdef CONFIG_I2C_PNX0105
|
|
/* Until i2c driver available in kernel.*/
|
|
#include <linux/i2c-pnx0105.h>
|
|
#endif
|
|
|
|
#include <irq.h>
|
|
#include <irq-mapping.h>
|
|
#include <pnx833x.h>
|
|
|
|
static u64 uart_dmamask = DMA_BIT_MASK(32);
|
|
|
|
static struct resource pnx833x_uart_resources[] = {
|
|
[0] = {
|
|
.start = PNX833X_UART0_PORTS_START,
|
|
.end = PNX833X_UART0_PORTS_END,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = PNX833X_PIC_UART0_INT,
|
|
.end = PNX833X_PIC_UART0_INT,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
[2] = {
|
|
.start = PNX833X_UART1_PORTS_START,
|
|
.end = PNX833X_UART1_PORTS_END,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[3] = {
|
|
.start = PNX833X_PIC_UART1_INT,
|
|
.end = PNX833X_PIC_UART1_INT,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
struct pnx8xxx_port pnx8xxx_ports[] = {
|
|
[0] = {
|
|
.port = {
|
|
.type = PORT_PNX8XXX,
|
|
.iotype = UPIO_MEM,
|
|
.membase = (void __iomem *)PNX833X_UART0_PORTS_START,
|
|
.mapbase = PNX833X_UART0_PORTS_START,
|
|
.irq = PNX833X_PIC_UART0_INT,
|
|
.uartclk = 3692300,
|
|
.fifosize = 16,
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
.line = 0,
|
|
},
|
|
},
|
|
[1] = {
|
|
.port = {
|
|
.type = PORT_PNX8XXX,
|
|
.iotype = UPIO_MEM,
|
|
.membase = (void __iomem *)PNX833X_UART1_PORTS_START,
|
|
.mapbase = PNX833X_UART1_PORTS_START,
|
|
.irq = PNX833X_PIC_UART1_INT,
|
|
.uartclk = 3692300,
|
|
.fifosize = 16,
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
.line = 1,
|
|
},
|
|
},
|
|
};
|
|
|
|
static struct platform_device pnx833x_uart_device = {
|
|
.name = "pnx8xxx-uart",
|
|
.id = -1,
|
|
.dev = {
|
|
.dma_mask = &uart_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = pnx8xxx_ports,
|
|
},
|
|
.num_resources = ARRAY_SIZE(pnx833x_uart_resources),
|
|
.resource = pnx833x_uart_resources,
|
|
};
|
|
|
|
static u64 ehci_dmamask = DMA_BIT_MASK(32);
|
|
|
|
static struct resource pnx833x_usb_ehci_resources[] = {
|
|
[0] = {
|
|
.start = PNX833X_USB_PORTS_START,
|
|
.end = PNX833X_USB_PORTS_END,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = PNX833X_PIC_USB_INT,
|
|
.end = PNX833X_PIC_USB_INT,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device pnx833x_usb_ehci_device = {
|
|
.name = "pnx833x-ehci",
|
|
.id = -1,
|
|
.dev = {
|
|
.dma_mask = &ehci_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
},
|
|
.num_resources = ARRAY_SIZE(pnx833x_usb_ehci_resources),
|
|
.resource = pnx833x_usb_ehci_resources,
|
|
};
|
|
|
|
#ifdef CONFIG_I2C_PNX0105
|
|
static struct resource pnx833x_i2c0_resources[] = {
|
|
{
|
|
.start = PNX833X_I2C0_PORTS_START,
|
|
.end = PNX833X_I2C0_PORTS_END,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = PNX833X_PIC_I2C0_INT,
|
|
.end = PNX833X_PIC_I2C0_INT,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct resource pnx833x_i2c1_resources[] = {
|
|
{
|
|
.start = PNX833X_I2C1_PORTS_START,
|
|
.end = PNX833X_I2C1_PORTS_END,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = PNX833X_PIC_I2C1_INT,
|
|
.end = PNX833X_PIC_I2C1_INT,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct i2c_pnx0105_dev pnx833x_i2c_dev[] = {
|
|
{
|
|
.base = PNX833X_I2C0_PORTS_START,
|
|
.irq = -1, /* should be PNX833X_PIC_I2C0_INT but polling is faster */
|
|
.clock = 6, /* 0 == 400 kHz, 4 == 100 kHz(Maximum HDMI), 6 = 50kHz(Preferred HDCP) */
|
|
.bus_addr = 0, /* no slave support */
|
|
},
|
|
{
|
|
.base = PNX833X_I2C1_PORTS_START,
|
|
.irq = -1, /* on high freq, polling is faster */
|
|
/*.irq = PNX833X_PIC_I2C1_INT,*/
|
|
.clock = 4, /* 0 == 400 kHz, 4 == 100 kHz. 100 kHz seems a safe default for now */
|
|
.bus_addr = 0, /* no slave support */
|
|
},
|
|
};
|
|
|
|
static struct platform_device pnx833x_i2c0_device = {
|
|
.name = "i2c-pnx0105",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &pnx833x_i2c_dev[0],
|
|
},
|
|
.num_resources = ARRAY_SIZE(pnx833x_i2c0_resources),
|
|
.resource = pnx833x_i2c0_resources,
|
|
};
|
|
|
|
static struct platform_device pnx833x_i2c1_device = {
|
|
.name = "i2c-pnx0105",
|
|
.id = 1,
|
|
.dev = {
|
|
.platform_data = &pnx833x_i2c_dev[1],
|
|
},
|
|
.num_resources = ARRAY_SIZE(pnx833x_i2c1_resources),
|
|
.resource = pnx833x_i2c1_resources,
|
|
};
|
|
#endif
|
|
|
|
static u64 ethernet_dmamask = DMA_BIT_MASK(32);
|
|
|
|
static struct resource pnx833x_ethernet_resources[] = {
|
|
[0] = {
|
|
.start = PNX8335_IP3902_PORTS_START,
|
|
.end = PNX8335_IP3902_PORTS_END,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
#ifdef CONFIG_SOC_PNX8335
|
|
[1] = {
|
|
.start = PNX8335_PIC_ETHERNET_INT,
|
|
.end = PNX8335_PIC_ETHERNET_INT,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
#endif
|
|
};
|
|
|
|
static struct platform_device pnx833x_ethernet_device = {
|
|
.name = "ip3902-eth",
|
|
.id = -1,
|
|
.dev = {
|
|
.dma_mask = ðernet_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
},
|
|
.num_resources = ARRAY_SIZE(pnx833x_ethernet_resources),
|
|
.resource = pnx833x_ethernet_resources,
|
|
};
|
|
|
|
static struct resource pnx833x_sata_resources[] = {
|
|
[0] = {
|
|
.start = PNX8335_SATA_PORTS_START,
|
|
.end = PNX8335_SATA_PORTS_END,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = PNX8335_PIC_SATA_INT,
|
|
.end = PNX8335_PIC_SATA_INT,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device pnx833x_sata_device = {
|
|
.name = "pnx833x-sata",
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(pnx833x_sata_resources),
|
|
.resource = pnx833x_sata_resources,
|
|
};
|
|
|
|
static void
|
|
pnx833x_flash_nand_cmd_ctrl(struct mtd_info *mtd, int cmd, unsigned int ctrl)
|
|
{
|
|
struct nand_chip *this = mtd->priv;
|
|
unsigned long nandaddr = (unsigned long)this->IO_ADDR_W;
|
|
|
|
if (cmd == NAND_CMD_NONE)
|
|
return;
|
|
|
|
if (ctrl & NAND_CLE)
|
|
writeb(cmd, (void __iomem *)(nandaddr + PNX8335_NAND_CLE_MASK));
|
|
else
|
|
writeb(cmd, (void __iomem *)(nandaddr + PNX8335_NAND_ALE_MASK));
|
|
}
|
|
|
|
static struct platform_nand_data pnx833x_flash_nand_data = {
|
|
.chip = {
|
|
.nr_chips = 1,
|
|
.chip_delay = 25,
|
|
},
|
|
.ctrl = {
|
|
.cmd_ctrl = pnx833x_flash_nand_cmd_ctrl
|
|
}
|
|
};
|
|
|
|
/*
|
|
* Set start to be the correct address (PNX8335_NAND_BASE with no 0xb!!),
|
|
* 12 bytes more seems to be the standard that allows for NAND access.
|
|
*/
|
|
static struct resource pnx833x_flash_nand_resource = {
|
|
.start = PNX8335_NAND_BASE,
|
|
.end = PNX8335_NAND_BASE + 12,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct platform_device pnx833x_flash_nand = {
|
|
.name = "gen_nand",
|
|
.id = -1,
|
|
.num_resources = 1,
|
|
.resource = &pnx833x_flash_nand_resource,
|
|
.dev = {
|
|
.platform_data = &pnx833x_flash_nand_data,
|
|
},
|
|
};
|
|
|
|
static struct platform_device *pnx833x_platform_devices[] __initdata = {
|
|
&pnx833x_uart_device,
|
|
&pnx833x_usb_ehci_device,
|
|
#ifdef CONFIG_I2C_PNX0105
|
|
&pnx833x_i2c0_device,
|
|
&pnx833x_i2c1_device,
|
|
#endif
|
|
&pnx833x_ethernet_device,
|
|
&pnx833x_sata_device,
|
|
&pnx833x_flash_nand,
|
|
};
|
|
|
|
static int __init pnx833x_platform_init(void)
|
|
{
|
|
int res;
|
|
|
|
res = platform_add_devices(pnx833x_platform_devices,
|
|
ARRAY_SIZE(pnx833x_platform_devices));
|
|
|
|
return res;
|
|
}
|
|
|
|
arch_initcall(pnx833x_platform_init);
|