forked from luck/tmp_suning_uos_patched
cb2c9b2741
The runlatch SPR can take a lot of time to write. My original runlatch code would set it on every exception entry even though most of the time this was not required. It would also continually set it in the idle loop, which is an issue on an SMT capable processor. Now we cache the runlatch value in a threadinfo bit, and only check for it in decrementer and hardware interrupt exceptions as well as the idle loop. Boot on POWER3, POWER5 and iseries, and compile tested on pmac32. Signed-off-by: Anton Blanchard <anton@samba.org> Signed-off-by: Paul Mackerras <paulus@samba.org> |
||
|---|---|---|
| .. | ||
| 4xx | ||
| 8xx | ||
| 83xx | ||
| 85xx | ||
| apus | ||
| cell | ||
| chrp | ||
| embedded6xx | ||
| iseries | ||
| maple | ||
| powermac | ||
| prep | ||
| pseries | ||
| Makefile | ||