2005-04-17 06:20:36 +08:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2004 Matthew Wilcox <matthew@wil.cx>
|
|
|
|
* Copyright (C) 2004 Intel Corp.
|
|
|
|
*
|
|
|
|
* This code is released under the GNU General Public License version 2.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* mmconfig.c - Low-level direct PCI config space access via MMCONFIG
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/init.h>
|
2005-06-24 08:35:56 +08:00
|
|
|
#include <linux/acpi.h>
|
2006-04-08 01:49:30 +08:00
|
|
|
#include <asm/e820.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
#include "pci.h"
|
|
|
|
|
2006-04-08 01:50:12 +08:00
|
|
|
/* Assume systems with more busses have correct MCFG */
|
2005-04-17 06:20:36 +08:00
|
|
|
#define mmcfg_virt_addr ((void __iomem *) fix_to_virt(FIX_PCIE_MCFG))
|
|
|
|
|
|
|
|
/* The base address of the last MMCONFIG device accessed */
|
|
|
|
static u32 mmcfg_last_accessed_device;
|
2006-12-23 09:00:43 +08:00
|
|
|
static int mmcfg_last_accessed_cpu;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Functions for accessing PCI configuration space with MMCONFIG accesses
|
|
|
|
*/
|
2005-12-13 14:17:11 +08:00
|
|
|
static u32 get_base_addr(unsigned int seg, int bus, unsigned devfn)
|
2005-06-24 08:35:56 +08:00
|
|
|
{
|
|
|
|
int cfg_num = -1;
|
2007-02-03 00:48:22 +08:00
|
|
|
struct acpi_mcfg_allocation *cfg;
|
2005-06-24 08:35:56 +08:00
|
|
|
|
2007-02-13 20:26:20 +08:00
|
|
|
if (seg == 0 && bus < PCI_MMCFG_MAX_CHECK_BUS &&
|
|
|
|
test_bit(PCI_SLOT(devfn) + 32*bus, pci_mmcfg_fallback_slots))
|
2005-12-13 14:17:11 +08:00
|
|
|
return 0;
|
|
|
|
|
2005-06-24 08:35:56 +08:00
|
|
|
while (1) {
|
|
|
|
++cfg_num;
|
|
|
|
if (cfg_num >= pci_mmcfg_config_num) {
|
2006-01-27 09:03:50 +08:00
|
|
|
break;
|
2005-06-24 08:35:56 +08:00
|
|
|
}
|
|
|
|
cfg = &pci_mmcfg_config[cfg_num];
|
2007-02-03 00:48:22 +08:00
|
|
|
if (cfg->pci_segment != seg)
|
2005-06-24 08:35:56 +08:00
|
|
|
continue;
|
|
|
|
if ((cfg->start_bus_number <= bus) &&
|
|
|
|
(cfg->end_bus_number >= bus))
|
2007-02-03 00:48:22 +08:00
|
|
|
return cfg->address;
|
2005-06-24 08:35:56 +08:00
|
|
|
}
|
2006-01-27 09:03:50 +08:00
|
|
|
|
|
|
|
/* Fall back to type 0 */
|
|
|
|
return 0;
|
2005-06-24 08:35:56 +08:00
|
|
|
}
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2006-10-01 14:27:10 +08:00
|
|
|
/*
|
|
|
|
* This is always called under pci_config_lock
|
|
|
|
*/
|
|
|
|
static void pci_exp_set_dev_base(unsigned int base, int bus, int devfn)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-12-13 14:17:10 +08:00
|
|
|
u32 dev_base = base | (bus << 20) | (devfn << 12);
|
2006-12-23 09:00:43 +08:00
|
|
|
int cpu = smp_processor_id();
|
|
|
|
if (dev_base != mmcfg_last_accessed_device ||
|
|
|
|
cpu != mmcfg_last_accessed_cpu) {
|
2005-04-17 06:20:36 +08:00
|
|
|
mmcfg_last_accessed_device = dev_base;
|
2006-12-23 09:00:43 +08:00
|
|
|
mmcfg_last_accessed_cpu = cpu;
|
2005-04-17 06:20:36 +08:00
|
|
|
set_fixmap_nocache(FIX_PCIE_MCFG, dev_base);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static int pci_mmcfg_read(unsigned int seg, unsigned int bus,
|
|
|
|
unsigned int devfn, int reg, int len, u32 *value)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
2005-12-13 14:17:10 +08:00
|
|
|
u32 base;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2006-04-11 18:54:48 +08:00
|
|
|
if ((bus > 255) || (devfn > 255) || (reg > 4095)) {
|
2006-04-08 01:50:15 +08:00
|
|
|
*value = -1;
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EINVAL;
|
2006-04-08 01:50:15 +08:00
|
|
|
}
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-12-13 14:17:11 +08:00
|
|
|
base = get_base_addr(seg, bus, devfn);
|
2005-12-13 14:17:10 +08:00
|
|
|
if (!base)
|
|
|
|
return pci_conf1_read(seg,bus,devfn,reg,len,value);
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
spin_lock_irqsave(&pci_config_lock, flags);
|
|
|
|
|
2005-12-13 14:17:10 +08:00
|
|
|
pci_exp_set_dev_base(base, bus, devfn);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
switch (len) {
|
|
|
|
case 1:
|
|
|
|
*value = readb(mmcfg_virt_addr + reg);
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
*value = readw(mmcfg_virt_addr + reg);
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
*value = readl(mmcfg_virt_addr + reg);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&pci_config_lock, flags);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int pci_mmcfg_write(unsigned int seg, unsigned int bus,
|
|
|
|
unsigned int devfn, int reg, int len, u32 value)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
2005-12-13 14:17:10 +08:00
|
|
|
u32 base;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2007-02-03 00:48:22 +08:00
|
|
|
if ((bus > 255) || (devfn > 255) || (reg > 4095))
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EINVAL;
|
|
|
|
|
2005-12-13 14:17:11 +08:00
|
|
|
base = get_base_addr(seg, bus, devfn);
|
2005-12-13 14:17:10 +08:00
|
|
|
if (!base)
|
|
|
|
return pci_conf1_write(seg,bus,devfn,reg,len,value);
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
spin_lock_irqsave(&pci_config_lock, flags);
|
|
|
|
|
2005-12-13 14:17:10 +08:00
|
|
|
pci_exp_set_dev_base(base, bus, devfn);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
switch (len) {
|
|
|
|
case 1:
|
|
|
|
writeb(value, mmcfg_virt_addr + reg);
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
writew(value, mmcfg_virt_addr + reg);
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
writel(value, mmcfg_virt_addr + reg);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&pci_config_lock, flags);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct pci_raw_ops pci_mmcfg = {
|
|
|
|
.read = pci_mmcfg_read,
|
|
|
|
.write = pci_mmcfg_write,
|
|
|
|
};
|
|
|
|
|
2007-02-13 20:26:20 +08:00
|
|
|
int __init pci_mmcfg_arch_init(void)
|
2005-12-13 14:17:11 +08:00
|
|
|
{
|
2005-04-17 06:20:36 +08:00
|
|
|
printk(KERN_INFO "PCI: Using MMCONFIG\n");
|
|
|
|
raw_pci_ops = &pci_mmcfg;
|
2007-02-13 20:26:20 +08:00
|
|
|
return 1;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|