mmc: meson-gx: remove CLK_DIVIDER_ALLOW_ZERO clock flag
Remove CLK_DIVIDER_ALLOW_ZERO. This flag means that a 1 based divider
with a 0 value will behave as a bypass clock
The mmc divider does not behave like this, a 0 value disables the clock
Remove this flag so CCF never allows a 0 value on this clock
Fixes: 51c5d8447b
("MMC: meson: initial support for GX platforms")
Reviewed-by: Kevin Hilman <khilman@baylibre.com>
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
This commit is contained in:
parent
c1d04caa30
commit
130b4bd8f9
|
@ -389,7 +389,7 @@ static int meson_mmc_clk_init(struct meson_host *host)
|
|||
host->cfg_div.width = __builtin_popcountl(CLK_DIV_MASK);
|
||||
host->cfg_div.hw.init = &init;
|
||||
host->cfg_div.flags = CLK_DIVIDER_ONE_BASED |
|
||||
CLK_DIVIDER_ROUND_CLOSEST | CLK_DIVIDER_ALLOW_ZERO;
|
||||
CLK_DIVIDER_ROUND_CLOSEST;
|
||||
|
||||
host->cfg_div_clk = devm_clk_register(host->dev, &host->cfg_div.hw);
|
||||
if (WARN_ON(PTR_ERR_OR_ZERO(host->cfg_div_clk)))
|
||||
|
|
Loading…
Reference in New Issue
Block a user