cxgb3 - Update internal memory management
Set PM1 internal memory to round robin mode It balances access to this internal memory for multiport adapters. Signed-off-by: Divy Le Ray <divy@chelsio.com> Signed-off-by: Jeff Garzik <jeff@garzik.org>
This commit is contained in:
parent
167cdf5fbc
commit
3f61e4278c
@ -1326,6 +1326,7 @@
|
|||||||
#define V_D0_WEIGHT(x) ((x) << S_D0_WEIGHT)
|
#define V_D0_WEIGHT(x) ((x) << S_D0_WEIGHT)
|
||||||
|
|
||||||
#define A_PM1_RX_CFG 0x5c0
|
#define A_PM1_RX_CFG 0x5c0
|
||||||
|
#define A_PM1_RX_MODE 0x5c4
|
||||||
|
|
||||||
#define A_PM1_RX_INT_ENABLE 0x5d8
|
#define A_PM1_RX_INT_ENABLE 0x5d8
|
||||||
|
|
||||||
@ -1394,6 +1395,7 @@
|
|||||||
#define A_PM1_RX_INT_CAUSE 0x5dc
|
#define A_PM1_RX_INT_CAUSE 0x5dc
|
||||||
|
|
||||||
#define A_PM1_TX_CFG 0x5e0
|
#define A_PM1_TX_CFG 0x5e0
|
||||||
|
#define A_PM1_TX_MODE 0x5e4
|
||||||
|
|
||||||
#define A_PM1_TX_INT_ENABLE 0x5f8
|
#define A_PM1_TX_INT_ENABLE 0x5f8
|
||||||
|
|
||||||
|
@ -3223,6 +3223,8 @@ int t3_init_hw(struct adapter *adapter, u32 fw_params)
|
|||||||
t3_set_reg_field(adapter, A_PCIX_CFG, 0, F_CLIDECEN);
|
t3_set_reg_field(adapter, A_PCIX_CFG, 0, F_CLIDECEN);
|
||||||
|
|
||||||
t3_write_reg(adapter, A_PM1_RX_CFG, 0xffffffff);
|
t3_write_reg(adapter, A_PM1_RX_CFG, 0xffffffff);
|
||||||
|
t3_write_reg(adapter, A_PM1_RX_MODE, 0);
|
||||||
|
t3_write_reg(adapter, A_PM1_TX_MODE, 0);
|
||||||
init_hw_for_avail_ports(adapter, adapter->params.nports);
|
init_hw_for_avail_ports(adapter, adapter->params.nports);
|
||||||
t3_sge_init(adapter, &adapter->params.sge);
|
t3_sge_init(adapter, &adapter->params.sge);
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user