luck/tmp_suning_uos_patched
1
0
Fork 1
Code Issues Pull Requests Packages Projects Releases Wiki Activity

atyfb: increase SPLL delay

Browse Source 
Wait 5 ms instead of 500 us for the SPLL to lock.  This matches the
recommendation in mach64 programmer's guide.

Signed-off-by: Antonino Daplas <adaplas@gmail.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
This commit is contained in:
Ville Syrjala 2007-05-08 00:39:44 -07:00 committed by Linus Torvalds
parent 2620c6e317
commit 94f45bcd1c
1 changed files with 3 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/video/aty/mach64_ct.c
View File

@ -608,12 +608,10 @@ static void aty_resume_pll_ct(const struct fb_info *info,
aty_st_pll_ct(SCLK_FB_DIV, pll->ct.sclk_fb_div, par); aty_st_pll_ct(SCLK_FB_DIV, pll->ct.sclk_fb_div, par);
aty_st_pll_ct(SPLL_CNTL2, pll->ct.spll_cntl2, par); aty_st_pll_ct(SPLL_CNTL2, pll->ct.spll_cntl2, par);
/* /*
* The sclk has been started. However, I believe the first clock * SCLK has been started. Wait for the PLL to lock. 5 ms
* ticks it generates are not very stable. Hope this primitive loop * should be enough according to mach64 programmer's guide.
* helps for Rage Mobilities that sometimes crash when
* we switch to sclk. (Daniel Mantione, 13-05-2003)
*/ */
udelay(500); mdelay(5);
} }
aty_st_pll_ct(PLL_REF_DIV, pll->ct.pll_ref_div, par); aty_st_pll_ct(PLL_REF_DIV, pll->ct.pll_ref_div, par);