5a31be3fb5
Here is a small patch to automatically detect the DRAM size on m520x. It was generated against 2.6.17-uc0, and tested on an Intec 5208 dev board. (This part of the patch if the memory register defines for the 520x ColdFire CPU family - Greg). Signed-off-by: Michael Broughton <mbobowik@telusplanet.net> Signed-off-by: Greg Ungerer <gerg@uclinux.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
64 lines
2.6 KiB
C
64 lines
2.6 KiB
C
/****************************************************************************/
|
|
|
|
/*
|
|
* m520xsim.h -- ColdFire 5207/5208 System Integration Module support.
|
|
*
|
|
* (C) Copyright 2005, Intec Automation (mike@steroidmicros.com)
|
|
*/
|
|
|
|
/****************************************************************************/
|
|
#ifndef m520xsim_h
|
|
#define m520xsim_h
|
|
/****************************************************************************/
|
|
|
|
|
|
/*
|
|
* Define the 5282 SIM register set addresses.
|
|
*/
|
|
#define MCFICM_INTC0 0x48000 /* Base for Interrupt Ctrl 0 */
|
|
#define MCFINTC_IPRH 0x00 /* Interrupt pending 32-63 */
|
|
#define MCFINTC_IPRL 0x04 /* Interrupt pending 1-31 */
|
|
#define MCFINTC_IMRH 0x08 /* Interrupt mask 32-63 */
|
|
#define MCFINTC_IMRL 0x0c /* Interrupt mask 1-31 */
|
|
#define MCFINTC_INTFRCH 0x10 /* Interrupt force 32-63 */
|
|
#define MCFINTC_INTFRCL 0x14 /* Interrupt force 1-31 */
|
|
#define MCFINTC_ICR0 0x40 /* Base ICR register */
|
|
|
|
#define MCFINT_VECBASE 64
|
|
#define MCFINT_UART0 26 /* Interrupt number for UART0 */
|
|
#define MCFINT_UART1 27 /* Interrupt number for UART1 */
|
|
#define MCFINT_UART2 28 /* Interrupt number for UART2 */
|
|
#define MCFINT_QSPI 31 /* Interrupt number for QSPI */
|
|
#define MCFINT_PIT1 4 /* Interrupt number for PIT1 (PIT0 in processor) */
|
|
|
|
/*
|
|
* SDRAM configuration registers.
|
|
*/
|
|
#define MCFSIM_SDMR 0x000a8000 /* SDRAM Mode/Extended Mode Register */
|
|
#define MCFSIM_SDCR 0x000a8004 /* SDRAM Control Register */
|
|
#define MCFSIM_SDCFG1 0x000a8008 /* SDRAM Configuration Register 1 */
|
|
#define MCFSIM_SDCFG2 0x000a800c /* SDRAM Configuration Register 2 */
|
|
#define MCFSIM_SDCS0 0x000a8110 /* SDRAM Chip Select 0 Configuration */
|
|
#define MCFSIM_SDCS1 0x000a8114 /* SDRAM Chip Select 1 Configuration */
|
|
|
|
|
|
#define MCF_GPIO_PAR_UART (0xA4036)
|
|
#define MCF_GPIO_PAR_FECI2C (0xA4033)
|
|
#define MCF_GPIO_PAR_FEC (0xA4038)
|
|
|
|
#define MCF_GPIO_PAR_UART_PAR_URXD0 (0x0001)
|
|
#define MCF_GPIO_PAR_UART_PAR_UTXD0 (0x0002)
|
|
|
|
#define MCF_GPIO_PAR_UART_PAR_URXD1 (0x0040)
|
|
#define MCF_GPIO_PAR_UART_PAR_UTXD1 (0x0080)
|
|
|
|
#define MCF_GPIO_PAR_FECI2C_PAR_SDA_URXD2 (0x02)
|
|
#define MCF_GPIO_PAR_FECI2C_PAR_SCL_UTXD2 (0x04)
|
|
|
|
#define ICR_INTRCONF 0x05
|
|
#define MCFPIT_IMR MCFINTC_IMRL
|
|
#define MCFPIT_IMR_IBIT (1 << MCFINT_PIT1)
|
|
|
|
/****************************************************************************/
|
|
#endif /* m520xsim_h */
|