9cd4360de6
This is the driver for the AXI Video Direct Memory Access (AXI VDMA) core, which is a soft Xilinx IP core that provides high- bandwidth direct memory access between memory and AXI4-Stream type video target peripherals. The core provides efficient two dimensional DMA operations with independent asynchronous read and write channel operation. This module works on Zynq (ARM Based SoC) and Microblaze platforms. Signed-off-by: Srikanth Thokala <sthokal@xilinx.com> Acked-by: Jassi Brar <jassisinghbrar@gmail.com> Reviewed-by: Levente Kurusa <levex@linux.com> Signed-off-by: Vinod Koul <vinod.koul@intel.com>
48 lines
1.1 KiB
C
48 lines
1.1 KiB
C
/*
|
|
* Xilinx DMA Engine drivers support header file
|
|
*
|
|
* Copyright (C) 2010-2014 Xilinx, Inc. All rights reserved.
|
|
*
|
|
* This is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#ifndef __DMA_XILINX_DMA_H
|
|
#define __DMA_XILINX_DMA_H
|
|
|
|
#include <linux/dma-mapping.h>
|
|
#include <linux/dmaengine.h>
|
|
|
|
/**
|
|
* struct xilinx_vdma_config - VDMA Configuration structure
|
|
* @frm_dly: Frame delay
|
|
* @gen_lock: Whether in gen-lock mode
|
|
* @master: Master that it syncs to
|
|
* @frm_cnt_en: Enable frame count enable
|
|
* @park: Whether wants to park
|
|
* @park_frm: Frame to park on
|
|
* @coalesc: Interrupt coalescing threshold
|
|
* @delay: Delay counter
|
|
* @reset: Reset Channel
|
|
* @ext_fsync: External Frame Sync source
|
|
*/
|
|
struct xilinx_vdma_config {
|
|
int frm_dly;
|
|
int gen_lock;
|
|
int master;
|
|
int frm_cnt_en;
|
|
int park;
|
|
int park_frm;
|
|
int coalesc;
|
|
int delay;
|
|
int reset;
|
|
int ext_fsync;
|
|
};
|
|
|
|
int xilinx_vdma_channel_set_config(struct dma_chan *dchan,
|
|
struct xilinx_vdma_config *cfg);
|
|
|
|
#endif
|