a9372a5fb2
Similar to MMP2, which this patch is based on. Known differencies from MMP2 are: * Two PJ4B cores instead of one PJ4 * Tauros 3 L2 cache controller instead of Tauros 2 * A GIC interrupt controller optionally used instead of the MMP one * A TWD local timer * Different USB2 PHY * A USB3 SS controller * More interrupt muxes Hard to tell what else is different, because documentation is not available. Signed-off-by: Lubomir Rintel <lkundrak@v3.sk>
30 lines
708 B
C
30 lines
708 B
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Marvell MMP3 aka PXA2128 aka 88AP2128 support
|
|
*
|
|
* Copyright (C) 2019 Lubomir Rintel <lkundrak@v3.sk>
|
|
*/
|
|
|
|
#include <linux/io.h>
|
|
#include <linux/irqchip.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/clk-provider.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/hardware/cache-l2x0.h>
|
|
|
|
#include "common.h"
|
|
|
|
static const char *const mmp3_dt_board_compat[] __initconst = {
|
|
"marvell,mmp3",
|
|
NULL,
|
|
};
|
|
|
|
DT_MACHINE_START(MMP2_DT, "Marvell MMP3")
|
|
.map_io = mmp2_map_io,
|
|
.dt_compat = mmp3_dt_board_compat,
|
|
.l2c_aux_val = 1 << L310_AUX_CTRL_FWA_SHIFT |
|
|
L310_AUX_CTRL_DATA_PREFETCH |
|
|
L310_AUX_CTRL_INSTR_PREFETCH,
|
|
.l2c_aux_mask = 0xc20fffff,
|
|
MACHINE_END
|