73a8c28f16
Bit 3 of the SR register is set if there is a tx underrun. If this bit isn't set, we should loop on the tx ready bit until we can transmit again. Otherwise we should skip the loop and transmit immediately. The code is doing the opposite though, checking for an underrun and then looping on the tx ready bit causing us to never loop on the tx read bit when the tx buffer may not be ready. This doesn't seem to affect my 8960 device too often, but in some cases I see a lost character or two from the decompressor prints. This also matches what we do in the assembly in debug-macro.S. Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> Signed-off-by: David Brown <davidb@codeaurora.org>
64 lines
1.7 KiB
C
64 lines
1.7 KiB
C
/*
|
|
* Copyright (C) 2007 Google, Inc.
|
|
* Copyright (c) 2011, Code Aurora Forum. All rights reserved.
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_MSM_UNCOMPRESS_H
|
|
#define __ASM_ARCH_MSM_UNCOMPRESS_H
|
|
|
|
#include <asm/barrier.h>
|
|
#include <asm/processor.h>
|
|
#include <mach/msm_iomap.h>
|
|
|
|
#define UART_CSR (*(volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x08))
|
|
#define UART_TF (*(volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x0c))
|
|
|
|
#define UART_DM_SR (*((volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x08)))
|
|
#define UART_DM_CR (*((volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x10)))
|
|
#define UART_DM_ISR (*((volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x14)))
|
|
#define UART_DM_NCHAR (*((volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x40)))
|
|
#define UART_DM_TF (*((volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x70)))
|
|
|
|
static void putc(int c)
|
|
{
|
|
#if defined(MSM_DEBUG_UART_PHYS)
|
|
#ifdef CONFIG_MSM_HAS_DEBUG_UART_HS
|
|
/*
|
|
* Wait for TX_READY to be set; but skip it if we have a
|
|
* TX underrun.
|
|
*/
|
|
if (!(UART_DM_SR & 0x08))
|
|
while (!(UART_DM_ISR & 0x80))
|
|
cpu_relax();
|
|
|
|
UART_DM_CR = 0x300;
|
|
UART_DM_NCHAR = 0x1;
|
|
UART_DM_TF = c;
|
|
#else
|
|
while (!(UART_CSR & 0x04))
|
|
cpu_relax();
|
|
UART_TF = c;
|
|
#endif
|
|
#endif
|
|
}
|
|
|
|
static inline void flush(void)
|
|
{
|
|
}
|
|
|
|
static inline void arch_decomp_setup(void)
|
|
{
|
|
}
|
|
|
|
#endif
|