5f97f7f940
This adds support for the Atmel AVR32 architecture as well as the AT32AP7000 CPU and the AT32STK1000 development board. AVR32 is a new high-performance 32-bit RISC microprocessor core, designed for cost-sensitive embedded applications, with particular emphasis on low power consumption and high code density. The AVR32 architecture is not binary compatible with earlier 8-bit AVR architectures. The AVR32 architecture, including the instruction set, is described by the AVR32 Architecture Manual, available from http://www.atmel.com/dyn/resources/prod_documents/doc32000.pdf The Atmel AT32AP7000 is the first CPU implementing the AVR32 architecture. It features a 7-stage pipeline, 16KB instruction and data caches and a full Memory Management Unit. It also comes with a large set of integrated peripherals, many of which are shared with the AT91 ARM-based controllers from Atmel. Full data sheet is available from http://www.atmel.com/dyn/resources/prod_documents/doc32003.pdf while the CPU core implementation including caches and MMU is documented by the AVR32 AP Technical Reference, available from http://www.atmel.com/dyn/resources/prod_documents/doc32001.pdf Information about the AT32STK1000 development board can be found at http://www.atmel.com/dyn/products/tools_card.asp?tool_id=3918 including a BSP CD image with an earlier version of this patch, development tools (binaries and source/patches) and a root filesystem image suitable for booting from SD card. Alternatively, there's a preliminary "getting started" guide available at http://avr32linux.org/twiki/bin/view/Main/GettingStarted which provides links to the sources and patches you will need in order to set up a cross-compiling environment for avr32-linux. This patch, as well as the other patches included with the BSP and the toolchain patches, is actively supported by Atmel Corporation. [dmccr@us.ibm.com: Fix more pxx_page macro locations] [bunk@stusta.de: fix `make defconfig'] Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com> Signed-off-by: Adrian Bunk <bunk@stusta.de> Signed-off-by: Dave McCracken <dmccr@us.ibm.com> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
129 lines
3.3 KiB
C
129 lines
3.3 KiB
C
#ifndef __ASM_AVR32_INTC_H
|
|
#define __ASM_AVR32_INTC_H
|
|
|
|
#include <linux/sysdev.h>
|
|
#include <linux/interrupt.h>
|
|
|
|
struct irq_controller;
|
|
struct irqaction;
|
|
struct pt_regs;
|
|
|
|
struct platform_device;
|
|
|
|
/* Information about the internal interrupt controller */
|
|
struct intc_device {
|
|
/* ioremapped address of configuration block */
|
|
void __iomem *regs;
|
|
|
|
/* the physical device */
|
|
struct platform_device *pdev;
|
|
|
|
/* Number of interrupt lines per group. */
|
|
unsigned int irqs_per_group;
|
|
|
|
/* The highest group ID + 1 */
|
|
unsigned int nr_groups;
|
|
|
|
/*
|
|
* Bitfield indicating which groups are actually in use. The
|
|
* size of the array is
|
|
* ceil(group_max / (8 * sizeof(unsigned int))).
|
|
*/
|
|
unsigned int group_mask[];
|
|
};
|
|
|
|
struct irq_controller_class {
|
|
/*
|
|
* A short name identifying this kind of controller.
|
|
*/
|
|
const char *typename;
|
|
/*
|
|
* Handle the IRQ. Must do any necessary acking and masking.
|
|
*/
|
|
irqreturn_t (*handle)(int irq, void *dev_id, struct pt_regs *regs);
|
|
/*
|
|
* Register a new IRQ handler.
|
|
*/
|
|
int (*setup)(struct irq_controller *ctrl, unsigned int irq,
|
|
struct irqaction *action);
|
|
/*
|
|
* Unregister a IRQ handler.
|
|
*/
|
|
void (*free)(struct irq_controller *ctrl, unsigned int irq,
|
|
void *dev_id);
|
|
/*
|
|
* Mask the IRQ in the interrupt controller.
|
|
*/
|
|
void (*mask)(struct irq_controller *ctrl, unsigned int irq);
|
|
/*
|
|
* Unmask the IRQ in the interrupt controller.
|
|
*/
|
|
void (*unmask)(struct irq_controller *ctrl, unsigned int irq);
|
|
/*
|
|
* Set the type of the IRQ. See below for possible types.
|
|
* Return -EINVAL if a given type is not supported
|
|
*/
|
|
int (*set_type)(struct irq_controller *ctrl, unsigned int irq,
|
|
unsigned int type);
|
|
/*
|
|
* Return the IRQ type currently set
|
|
*/
|
|
unsigned int (*get_type)(struct irq_controller *ctrl, unsigned int irq);
|
|
};
|
|
|
|
struct irq_controller {
|
|
struct irq_controller_class *class;
|
|
unsigned int irq_group;
|
|
unsigned int first_irq;
|
|
unsigned int nr_irqs;
|
|
struct list_head list;
|
|
};
|
|
|
|
struct intc_group_desc {
|
|
struct irq_controller *ctrl;
|
|
irqreturn_t (*handle)(int, void *, struct pt_regs *);
|
|
unsigned long flags;
|
|
void *dev_id;
|
|
const char *devname;
|
|
};
|
|
|
|
/*
|
|
* The internal interrupt controller. Defined in board/part-specific
|
|
* devices.c.
|
|
* TODO: Should probably be defined per-cpu.
|
|
*/
|
|
extern struct intc_device intc;
|
|
|
|
extern int request_internal_irq(unsigned int irq,
|
|
irqreturn_t (*handler)(int, void *, struct pt_regs *),
|
|
unsigned long irqflags,
|
|
const char *devname, void *dev_id);
|
|
extern void free_internal_irq(unsigned int irq);
|
|
|
|
/* Only used by time_init() */
|
|
extern int setup_internal_irq(unsigned int irq, struct intc_group_desc *desc);
|
|
|
|
/*
|
|
* Set interrupt priority for a given group. `group' can be found by
|
|
* using irq_to_group(irq). Priority can be from 0 (lowest) to 3
|
|
* (highest). Higher-priority interrupts will preempt lower-priority
|
|
* interrupts (unless interrupts are masked globally).
|
|
*
|
|
* This function does not check for conflicts within a group.
|
|
*/
|
|
extern int intc_set_priority(unsigned int group,
|
|
unsigned int priority);
|
|
|
|
/*
|
|
* Returns a bitmask of pending interrupts in a group.
|
|
*/
|
|
extern unsigned long intc_get_pending(unsigned int group);
|
|
|
|
/*
|
|
* Register a new external interrupt controller. Returns the first
|
|
* external IRQ number that is assigned to the new controller.
|
|
*/
|
|
extern int intc_register_controller(struct irq_controller *ctrl);
|
|
|
|
#endif /* __ASM_AVR32_INTC_H */
|