96e5da7c84
Introduce driver for the External Memory Controller (EMC) found on Tegra20 chips, which controls the external DRAM on the board. The purpose of this driver is to program memory timing for external memory on the EMC clock rate change. Signed-off-by: Dmitry Osipenko <digetx@gmail.com> Acked-by: Peter De Schrijver <pdeschrijver@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
16 lines
540 B
Makefile
16 lines
540 B
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
tegra-mc-y := mc.o
|
|
|
|
tegra-mc-$(CONFIG_ARCH_TEGRA_2x_SOC) += tegra20.o
|
|
tegra-mc-$(CONFIG_ARCH_TEGRA_3x_SOC) += tegra30.o
|
|
tegra-mc-$(CONFIG_ARCH_TEGRA_114_SOC) += tegra114.o
|
|
tegra-mc-$(CONFIG_ARCH_TEGRA_124_SOC) += tegra124.o
|
|
tegra-mc-$(CONFIG_ARCH_TEGRA_132_SOC) += tegra124.o
|
|
tegra-mc-$(CONFIG_ARCH_TEGRA_210_SOC) += tegra210.o
|
|
|
|
obj-$(CONFIG_TEGRA_MC) += tegra-mc.o
|
|
|
|
obj-$(CONFIG_TEGRA20_EMC) += tegra20-emc.o
|
|
obj-$(CONFIG_TEGRA124_EMC) += tegra124-emc.o
|
|
obj-$(CONFIG_ARCH_TEGRA_186_SOC) += tegra186.o
|