llvm-project/llvm/test/MC
Craig Topper 087b5f3277 [RISCV] Improve validation of opcode for .insn.
The lower 2 bits of the opcode must be 0x3. If the lower 2 bits are
0-2, it's a compressed instruction.

Merge 3 slightly different error messages into 1 to reduce code. The
messages differed slightly depending on whether we parsed a string
or an expression. The message gets a little more generic, but is no
more generic than what binutils prints.
2023-03-21 16:20:30 -07:00
..
AArch64 [AArch64] Assembly Support for FEAT_GCS/FEAT_CHK 2023-03-15 11:03:53 +00:00
AMDGPU [AMDGPU] Fix .amdhsa_shared_vgpr_count error checking for GFX11 2023-03-14 09:05:32 +00:00
ARM [NFC] Refine tests by adding : to checks 2023-03-03 05:23:21 -05:00
AsmParser [HWASAN][LSAN] Disable tests which don't pass in HWASAN+LSAN mode 2023-03-10 00:51:55 +00:00
AVR [AVR][MC] Add ELF flag 'EF_AVR_LINKRELAX_PREPARED' to OBJ files 2023-02-24 11:16:42 +08:00
BPF
COFF [COFF][X86_64] Put jump table in .rdata for Windows 2023-03-01 10:35:38 +08:00
CSKY
Disassembler [AArch64] Assembly Support for FEAT_GCS/FEAT_CHK 2023-03-15 11:03:53 +00:00
ELF
GOFF
Hexagon [NFC] Refine tests by adding : to checks 2023-03-03 05:23:21 -05:00
Lanai
LoongArch
M68k
MachO
Mips
MSP430
PowerPC [PowerPC] Add Binary Coded Decimal Assist Instructions 2023-02-24 15:59:49 -05:00
RISCV [RISCV] Improve validation of opcode for .insn. 2023-03-21 16:20:30 -07:00
Sparc
SystemZ
VE
WebAssembly [WebAssembly] Replace Bugzilla links with Github issues 2023-03-17 20:13:00 -07:00
X86 [X86][MC]Fix wrong action for encode movdir64b 2023-03-17 03:30:16 -04:00
XCOFF
Xtensa